summaryrefslogtreecommitdiff
path: root/chip
Commit message (Expand)AuthorAgeFilesLines
* system: Allow hibernate to clear AP_OFF flagDaisuke Nojiri2017-12-053-1/+19
* ish i2c: add I2C Fast Mode Plus 1Mbps speed optionli feng2017-12-042-5/+49
* stm32: update USB version for BOS descriptorsVincent Palatin2017-11-302-4/+4
* nds32: enable GCC LTODino Li2017-11-302-1/+17
* g:sps: do not stall reset when CS is assertedVadim Bendebury2017-11-301-14/+0
* ish: make ISH system_reset noreturnli feng2017-11-291-0/+2
* npcx: unset ESPIRSTWE bit to prevent ec cannot enter low power modeCHLin2017-11-282-2/+2
* g: speed up prime generation by ~40% (1024 bit).Marius Schilder2017-11-211-4/+1
* host_events: Bump up host events and masks to 64-bitFurquan Shaikh2017-11-216-18/+18
* stm32f0: i2c: Fix dropped Rx byte in TCPCI slave modeShawn Nematbakhsh2017-11-151-5/+5
* system: Add wait-ext option to ec reboot commandScott Collyer2017-11-151-14/+15
* stm32: jtag: Enable clock to debug module on stm32f0xMoritz Fischer2017-11-152-0/+4
* it83xx: add espi moduleDino Li2017-11-147-0/+501
* npcx: Use compatible MPU configShawn Nematbakhsh2017-11-142-48/+7
* npcx: fixed the assembly code of deep idle bypassCHLin2017-11-091-6/+4
* it83xx: pwm: support PWM_CONFIG_DSLEEP config flagDino Li2017-11-091-7/+21
* it83xx: Make it build with coreboot-sdkPatrick Georgi2017-11-082-4/+0
* g: handle delayed processing of the 'wake' pulsesVadim Bendebury2017-11-081-2/+38
* g: sps: at initialization wait for the master to finish SPI cycleVadim Bendebury2017-11-081-0/+14
* g: sps do not invoke rx_handler unless data was receivedVadim Bendebury2017-11-081-4/+7
* cr50: fix event definition collisionVadim Bendebury2017-11-071-0/+4
* tpm: provide means of shutting down comms layer while in resetVadim Bendebury2017-11-073-5/+18
* Mark reset and panic functions as noreturnPatrick Georgi2017-11-074-1/+7
* port80: Provide default routine for logging port80 resumeFurquan Shaikh2017-10-314-28/+0
* lpc: Add and use lpc_resume_clear_masksFurquan Shaikh2017-10-314-34/+0
* npcx: espi: fixed bug that ec cannot wakeup from deep idle by VW eventsMulin Chao2017-10-292-9/+11
* npcx/uart: Disallow deep sleep when alternate pad is selectedNicolas Boichat2017-10-251-6/+23
* npcx/uart: Simplify UART register handlingNicolas Boichat2017-10-252-56/+63
* chip/npcx: Add support for pad-switching UARTNicolas Boichat2017-10-254-38/+247
* ec: add initial nautilus boardChris Wang2017-10-231-1/+3
* Add CONFIG_IGNORE_G_UPDATE_CHECKSMarius Schilder2017-10-181-1/+6
* chip/stm32/usart: Add flags to usart_configNicolas Boichat2017-10-182-16/+33
* host_event: Move host events and mask handling into common codeFurquan Shaikh2017-10-175-367/+49
* g:prevent SOF calibration debug message spewVadim Bendebury2017-10-171-12/+7
* npcx/flash: not enable the flash pinmux when using internal flashCHLin2017-10-152-0/+6
* chip/g: Run unrestricted image even if Board ID can't be readRandall Spangler2017-10-131-2/+11
* chip/stm32/clock: Optionally use LSE as RTCCLKPhilip Chen2017-10-114-26/+52
* mn50: add data signing capabilityNick Sanders2017-10-065-3/+71
* chip/stm32/clock: Don't wake up the host when the host resets rtcPhilip Chen2017-10-061-1/+2
* chip/stm32/clock: Allow the host to reset rtc alarmPhilip Chen2017-10-022-1/+6
* g: limit compiling in crypto tests to cases where CR50DEV > 1Vadim Bendebury2017-09-292-2/+2
* it83xx: gpio: remove 5.1K resistor connected to GND of CC pinsDino Li2017-09-281-0/+7
* npcx: espi: Fixed the bug which ec cannot enter deep sleep on npcx7.Mulin Chao2017-09-281-0/+8
* npcx: espi: Add new bit fields of eSPI regs and remove useless ones.Mulin Chao2017-09-281-36/+71
* chip/stm32/clock: Wakeup AP when rtc alarm goes offPhilip Chen2017-09-282-0/+21
* chip/stm32/clock: Incorporate RTC date registerPhilip Chen2017-09-274-80/+170
* cr50: compress array of prime deltasVadim Bendebury2017-09-271-273/+225
* it83xx: i2c: remove instructions that aren't necessaryDino Li2017-09-262-227/+93
* g: Provide a pinhold interfaceNadim Taha2017-09-272-1/+36
* g: dcrypto: add debug function to print primesVadim Bendebury2017-09-261-0/+26
View Lorry Controller Status