summaryrefslogtreecommitdiff
path: root/chip
Commit message (Expand)AuthorAgeFilesLines
* it83xx: add option to reset PD contract in power-on resetDino Li2020-06-231-0/+7
* npcx: Add a new flag to check for initial power-onAndrew McRae2020-06-232-11/+60
* npcx: Fix taskinfo runtime profilingEdward Hill2020-06-191-0/+8
* PB: Make CONFIG_POWER_BUTTON_INIT_IDLE commonDaisuke Nojiri2020-06-131-32/+0
* chip/mt8192_scp: read MRV micause for interrupt sourceTzung-Bi Shih2020-06-101-1/+1
* chip/mt8192_scp: use in_soft_interrupt_context()Tzung-Bi Shih2020-06-101-1/+1
* chip/mt8192_scp: support WDTTzung-Bi Shih2020-06-104-1/+44
* chip/mt8192_scp: add system tick timersTzung-Bi Shih2020-06-103-9/+209
* it83xx/spi: drop static modifierYilun Lin2020-06-101-1/+1
* NPCX797WC: correct image size to avoid overflowing WP_ROPeter Marheine2020-06-091-37/+39
* Bloonchipper: USART based transport layer for host commandBhanu Prakash Maiya2020-06-0512-17/+1008
* servo: Add USB SPI helper functions and context statesBrian J. Nemec2020-06-052-86/+325
* ec: Minor cleanup of magic number commonly used in STM32 USBBrian J. Nemec2020-06-045-4/+8
* chip/mt8192_scp: support UARTTzung-Bi Shih2020-06-044-8/+262
* chip/mt8192_scp: support INTCTzung-Bi Shih2020-06-043-9/+435
* core/riscv-rv32i: remove return valuesTzung-Bi Shih2020-06-041-9/+3
* chip/stm32: Don't reset the backup domain when initializing clockYicheng Li2020-06-031-1/+0
* chip/mt8192_scp: add basic system settingsTzung-Bi Shih2020-06-032-0/+40
* chip/mt8192_scp: add dummy chip implementationsTzung-Bi Shih2020-06-039-0/+293
* chip/it83xx: read GPIO level from data mirror registerRuibin Chang2020-06-022-22/+26
* stm32: Disable option bytes if RO is protected on bootTom Hughes2020-05-302-5/+12
* test: Add tests for flash option bytes and control registerTom Hughes2020-05-301-0/+6
* stm32: Add helper functions for flash control registersTom Hughes2020-05-303-28/+154
* npcx: Use AP_IDLE instead of AP_OFF to restore AP powerDaisuke Nojiri2020-05-231-8/+11
* npcx/system: Clean up bbram_data_readDaisuke Nojiri2020-05-231-3/+3
* core/riscv-rv32i: move interrupt details to IT83XX specificTzung-Bi Shih2020-05-193-1/+37
* core/riscv-rv32i: guard more IT83XX chip specific itemsTzung-Bi Shih2020-05-191-1/+7
* ish: enable IPAPG for ish 5.4 on tgl rvp platformLeifu Zhao2020-05-159-12/+421
* chip/stm32: Save STAY_IN_RO flag if set during resetTom Hughes2020-05-141-0/+4
* cleanup: rename kpbs to kbps for i2cJett Rink2020-05-091-2/+2
* stm32: Add chip_read_reset_flags and chip_save_reset_flagsDaisuke Nojiri2020-05-061-3/+13
* mchp: Add chip_read_reset_flagsDaisuke Nojiri2020-05-061-2/+7
* lm4: Add chip_read_reset_flags and chip_save_reset_flagsDaisuke Nojiri2020-05-061-3/+13
* it83xx: Add chip_read_reset_flags and chip_save_reset_flagsDaisuke Nojiri2020-05-061-13/+22
* test: Add on-device unit test for STM32 RTCTom Hughes2020-04-301-0/+1
* it83xx/adc: enabled GPIO alternate mode by default for pin into gpio.inc mark...tim2020-04-293-53/+15
* it8xxx2: lpc/espi: mapping host I/O cycle to h2ram sectionDino Li2020-04-283-0/+16
* npcx: add chip family codeCHLin2020-04-211-0/+9
* it81202/it81302: set GPIOH7 as output low at defaultDino Li2020-04-202-0/+14
* c2d2/servo_micro: invert SDA during ITE programming seqJett Rink2020-04-162-2/+8
* it83xx/pwm: clear cycle timer1 high byte for using as 8-bitRuibin Chang2020-04-162-0/+9
* it81202/gpio: set group L and K as pull-down at defaultDino Li2020-04-092-0/+18
* ITE: Return an error if i2c unwedge attempt failedDiana Z2020-04-081-1/+7
* it83xx/gpio: disable unused cc port moduleRuibin Chang2020-04-072-12/+14
* ec: Enlarged Task Stack size on platformsBrian J. Nemec2020-04-023-3/+3
* it83xx/spi: enable auto reset rx fifo functiontim2020-04-023-83/+69
* tcpm/it83xx_pd: cc1 and cc2 resistance setting separateRuibin Chang2020-03-301-0/+2
* cleanup: drop the _TYPEC part of USB device configJett Rink2020-03-261-1/+1
* stm32f412: Fix chip config Flash and RAM sizesCraig Hesling2020-03-242-4/+13
* it83xx/flash: exclude immu tag workaround if chip's core is riscvDino Li2020-03-241-1/+1