summaryrefslogtreecommitdiff
path: root/chip
Commit message (Expand)AuthorAgeFilesLines
* stm32/flash-stm32h7: Use udelay() in flash_physical_erase()Patryk Duda2021-06-091-1/+6
* include/flash: rename the APIsTim Lin2021-06-0917-189/+195
* it8xxx2/irq: wait until two equal interrupt values are readDino Li2021-06-081-1/+5
* COIL: chip/npcx: rename IS_SLAVE_CHAN_ENABLECaveh Jalali2021-06-042-5/+5
* COIL: espi: replace VW_SLAVE_BTLD_STATUS_DONE with VW_PERIPHERAL_BTLD_STATUS_...Caveh Jalali2021-06-043-50/+51
* COIL: chip/npcx: Update some commentsCaveh Jalali2021-06-042-10/+10
* COIL: Rename MODULE_SPI_MASTER to MODULE_SPI_CONTROLLERCaveh Jalali2021-06-032-4/+4
* COIL: Rename CONFIG_SPI_MASTER to CONFIG_SPI_CONTROLLERCaveh Jalali2021-06-032-2/+2
* chip/npcx: Fix comment white spaceCaveh Jalali2021-05-271-1/+1
* stm32g4: ucpd: Clear tx interrupts before enableScott Collyer2021-05-271-26/+43
* chip/mt8192_scp: disalbe video hardware 4k capabilityYunfei Dong2021-05-272-1/+2
* npcx9: fix the workaround for unexpected JTAG selectionJun Lin2021-05-275-12/+43
* stm32g4: flash: Add DBANK support to option bytes WRPScott Collyer2021-05-273-60/+262
* stm32/system: Wait for RVU bit clear before updating IWDG_RLRPatryk Duda2021-05-262-1/+44
* chip/npcx/espi: Remove errata 2.22 for NPCX7+Raul E Rangel2021-05-251-0/+10
* chip/npcx/espi: Fix race condition between PLTRST# and PCHANENRaul E Rangel2021-05-251-3/+3
* mchp: Default espi configurationPoornima Tom2021-05-202-29/+38
* chip/mt8192_scp: using mm21 instead of mt21cYunfei Dong2021-05-171-1/+1
* stm32: Add helper function for H7 flash ctrl regsJosie Nordrum2021-05-114-105/+199
* panic.c: force sync before reenabling bus faultsJosie Nordrum2021-05-111-3/+0
* usb-ep: Add config option to define VIDScott Collyer2021-05-021-1/+1
* npcx9: port80: support 4 bytes mode for eSPI host interfaceJun Lin2021-04-292-6/+50
* chip/host: Match fprintf type and format stringPatrick Georgi2021-04-281-1/+1
* chip/host: Check that file reads are successfulPatrick Georgi2021-04-281-9/+4
* chip/host: Make persistence's path handling more robustPatrick Georgi2021-04-281-3/+49
* chip/host: assert that reading emulated flash is successfulPatrick Georgi2021-04-281-1/+3
* config: rename CONFIG_FLASH to CONFIG_FLASH_CROSJeremy Bettis2021-04-272-2/+2
* it83xx/hwtimer: swap timer 7 and timer 8's applicationDino Li2021-04-272-4/+16
* Revert "config: rename CONFIG_FLASH to CONFIG_FLASH_CROS"stabilize-13935.B-mainJack Rosenthal2021-04-242-2/+2
* config: rename CONFIG_FLASH to CONFIG_FLASH_CROSEric Yilun Lin2021-04-232-2/+2
* power: go to hibernate mode immediately if woken up by rtc overflow.Mulin Chao2021-04-211-0/+31
* mchp: Add lfw/gpio.inc in chipmartin yan2021-04-152-1/+108
* npcx: watchdog: fix the way to check watchdog expiration for aux timerJun Lin2021-04-131-44/+30
* it83xx: disable pre-defined command at defaultDino Li2021-04-082-0/+4
* it8xxx2: add support option CONFIG_PRESERVE_LOGSDino Li2021-04-073-1/+43
* mchp: Add i2c_chip.h and board_i2c_p2c() in chipmartin yan2021-04-052-0/+39
* mchp: Move general flash definitions into chipmartin yan2021-04-051-0/+16
* stm32gx: ucpd: BIST mode control and correct nRetryCountScott Collyer2021-03-312-11/+41
* stm32g4: ucpd: Fix tx hard reset and msg discard handlingScott Collyer2021-03-311-27/+211
* mchp: Update number of I2C controllers for MEC172xScott Worley2021-03-301-40/+54
* mchp: Update chip clock and system code for MEC172xScott Worley2021-03-302-72/+195
* mchp: Add MEC172x build filesScott Worley2021-03-303-0/+949
* mchp: MEC172x update Port 80h and ACPI ECScott Worley2021-03-302-24/+84
* mchp: PWM add MEC172x and clean upScott Worley2021-03-304-74/+60
* mchp: Update chip watchdog timer for MEC172xScott Worley2021-03-301-55/+72
* npcx: Fixup eSPI registersRob Barnes2021-03-242-3/+43
* chip/mt8192_scp: add venc capabilityTzung-Bi Shih2021-03-242-1/+7
* chip/mt8192_scp: add vdec capabilityTzung-Bi Shih2021-03-242-5/+8
* stm32g4: ucpd: Move hbit clock config macros to .h fileScott Collyer2021-03-242-26/+29
* chip/mt8192_scp: flush memory cache before notifying APTzung-Bi Shih2021-03-221-0/+5