summaryrefslogtreecommitdiff
path: root/core/cortex-m
Commit message (Expand)AuthorAgeFilesLines
* mt_scp: Support ROM section on internal SRAM.Yilun Lin2019-03-271-20/+4
* common: bit change 1 << constants with BIT(constants)Gwendal Grignou2019-03-263-8/+8
* common: replace 1 << digits, with BIT(digits)Gwendal Grignou2019-03-264-23/+24
* cortex-m/ec.ld.S: Remove explicitly allocated .data LMA sections.Yilun Lin2019-03-181-20/+23
* cortex-m: fix vecttable.c when compiling with clangTom Hughes2019-03-081-1/+5
* uldivmod.S: fix assembly so that it compiles with clangTom Hughes2019-02-261-3/+3
* mt_scp: Add functions to clean/invalidated selected ranges of D-cacheNicolas Boichat2019-02-201-4/+4
* mt_scp: Add functions to clean/invalidated selected lines of D-cacheNicolas Boichat2019-02-191-0/+5
* core/cortex-m*: always use coreboot-sdkPatrick Georgi2019-02-191-2/+4
* core: Allow .bss and .data sections in DRAMNicolas Boichat2019-02-181-0/+27
* cortex-m: no need to keep a special term for Tpm2_ modulesVadim Bendebury2019-02-101-1/+0
* core/cortex-m: mark gcc helper function "used"Patrick Georgi2019-02-071-1/+1
* cortex/cortex-m/ec.lds.S: Preserve space for .data section's LMA.Yilun Lin2019-01-291-3/+21
* link_defs.h: Renames __ro_end to __data_lma_start.Yilun Lin2019-01-282-4/+4
* ec: Add a task_reset function.Louis Collard2019-01-261-25/+343
* mt_scp: Add support to store some code in DRAMNicolas Boichat2019-01-241-0/+11
* core/cortex-m: Support prevent chip memory region from GC.Yilun Lin2018-12-231-0/+10
* core/cortex-m: Support chip with no flash.Rong Chang2018-12-181-2/+15
* core/cortex-m*/task: Record 32-bit exception timesNicolas Boichat2018-12-181-7/+14
* chip/g: Convert usb_endpoints to C so gcc's LTO knows about itPatrick Georgi2018-10-161-0/+4
* cortex-m0: Generate vector table in CPatrick Georgi2018-10-163-2/+13
* aes-gcm: Adapt AES-GCM to build for ECNicolas Boichat2018-09-211-0/+1
* aes-gcm: Baseline implementation from BoringSSLNicolas Boichat2018-09-201-0/+1
* aes: Adapt AES code to build for ECNicolas Boichat2018-09-201-0/+1
* aes: Baseline implementation from BoringSSLNicolas Boichat2018-09-201-0/+1
* tcpm:it83xx: GRL-USB-PD TDA2.1.2.2 BIST testRuibin Chang2018-09-071-0/+4
* build: print out remaining RAM spaceJett Rink2018-08-291-0/+2
* common: add BASE_CHANGE hookDmitry Torokhov2018-08-211-0/+4
* Revert "**/build.mk: Set CROSS_COMPILE* to point to coreboot-sdk"Wei-Han Chen2018-08-171-2/+1
* **/build.mk: Set CROSS_COMPILE* to point to coreboot-sdkPatrick Georgi2018-08-151-1/+2
* rollback: Prevent rollback region readback using MPUNicolas Boichat2018-08-152-0/+21
* cortex-m/vecttable: -Wattribute-alias is supported starting GCC8Patrick Georgi2018-08-061-1/+1
* cortex-m: Generate vector table in CPatrick Georgi2018-07-134-319/+384
* assert/panic: mark noreturn to inform the compilerPatrick Georgi2018-07-121-0/+1
* cortex-m: add D-cache supportVincent Palatin2018-06-046-10/+146
* lpc/espi: convert ec chip code to use granular optionJett Rink2018-05-221-1/+1
* Shuffle const aroundPatrick Georgi2018-05-181-1/+1
* make local functions static inlinePatrick Georgi2018-05-171-1/+1
* shared_mem: Assert that shared memory size is large enoughNicolas Boichat2018-05-071-0/+4
* stm32: convert to CONFIG_CHIP_MEMORY_REGIONSVincent Palatin2018-03-051-13/+0
* core: add chip-specific memory regions definition mechanismVincent Palatin2018-03-051-0/+16
* Cr50: Add LLSR (long long shift right) support.Allen Webb2018-03-052-1/+66
* cortex-m: enable I-cache on ARMv7-MVincent Palatin2018-03-022-0/+48
* stm32: add internal flash support for STM32H7 familyVincent Palatin2018-02-091-0/+5
* stm32/usb: Add HOOK_USB_PM_CHANGE, called when USB is resumed/suspendedNicolas Boichat2018-02-021-0/+6
* cr50: fix annoying LD warningsVadim Bendebury2018-01-051-1/+1
* system: Log PC and task id on watchdogPhilip Chen2017-12-111-0/+3
* cortex-m: mpu: Support unaligned regions and protect code RAMShawn Nematbakhsh2017-11-142-46/+123
* npcx: fixed the assembly code of deep idle bypassCHLin2017-11-091-3/+2
* chip/npcx: Add support for pad-switching UARTNicolas Boichat2017-10-251-0/+4
View Lorry Controller Status