summaryrefslogtreecommitdiff
path: root/core/cortex-m
Commit message (Expand)AuthorAgeFilesLines
* coil: replace non-inclusive terms with "placeholder"Mary Ruthven2021-11-192-4/+3
* coil: replace non-inclusive terms with "validity"Mary Ruthven2021-11-191-1/+1
* Revert "ec: Add a task_reset function."Mary Ruthven2021-11-181-342/+24
* Revert "npcx: system: Add support for npcx7 series ec"Mary Ruthven2021-11-181-6/+0
* Revert "npcx: bypass for CSAE issue if CONFIG_LOW_POWER_IDLE is disabled"Mary Ruthven2021-11-181-12/+0
* Revert "chip/npcx: Add support for pad-switching UART"Mary Ruthven2021-11-181-4/+0
* Revert "system: Log PC and task id on watchdog"Mary Ruthven2021-11-181-3/+0
* Revert "stm32/usb: Add HOOK_USB_PM_CHANGE, called when USB is resumed/suspended"Mary Ruthven2021-11-181-6/+0
* Revert "stm32: add internal flash support for STM32H7 family"Mary Ruthven2021-11-181-5/+0
* Revert "cortex-m: enable I-cache on ARMv7-M"Mary Ruthven2021-11-182-48/+0
* Revert "core: add chip-specific memory regions definition mechanism"Mary Ruthven2021-11-181-18/+0
* Revert "cortex-m: add D-cache support"Mary Ruthven2021-11-184-97/+6
* Revert "common: add BASE_CHANGE hook"Mary Ruthven2021-11-181-4/+0
* Revert "tcpm:it83xx: GRL-USB-PD TDA2.1.2.2 BIST test"Mary Ruthven2021-11-181-4/+0
* Revert "core/cortex-m*/task: Record 32-bit exception times"Mary Ruthven2021-11-181-14/+7
* Revert "core/cortex-m: Support chip with no flash."Mary Ruthven2021-11-181-16/+2
* Revert "core/cortex-m: Support prevent chip memory region from GC."Mary Ruthven2021-11-181-10/+0
* Revert "mt_scp: Add functions to clean/invalidated selected ranges of D-cache"Mary Ruthven2021-11-181-4/+4
* Revert "mt_scp: Support ROM section on internal SRAM."Mary Ruthven2021-11-181-4/+20
* Revert "USB-PD: Add hook for PD connect event"Mary Ruthven2021-11-181-4/+0
* Revert "mt_scp: Add support to store some code in DRAM"Mary Ruthven2021-11-181-11/+0
* Revert "core: Allow .bss and .data sections in DRAM"Mary Ruthven2021-11-181-68/+3
* Revert "common/system: refactor some confusing ifdefs"Mary Ruthven2021-11-181-2/+2
* Revert "task: Add task_enable_task() and task_disable_task()"Mary Ruthven2021-11-181-13/+0
* Revert "kukui_scp: support CONFIG_PRESERVE_LOGS"Mary Ruthven2021-11-181-13/+0
* core-m/m0: reformat linker script with spacesMary Ruthven2021-11-181-429/+429
* cortex-m: remove mpustabilize-14345.B-cr50_stabstabilize-14336.B-cr50_stabMary Ruthven2021-11-103-389/+0
* cr50: add run-time detection of gcc version to support gcc 11.2 LTOVadim Sukhomlinov2021-10-141-0/+10
* cr50: place .text.fips_checksum immediately after FIPS modulefirmware-chameleon-14280.B-cr50_stabVadim Sukhomlinov2021-10-121-10/+15
* ap_ro_verification: add implementation of the new schemeVadim Bendebury2021-10-021-0/+4
* chip/g: fix gcc 11.2 build issuesVadim Sukhomlinov2021-10-011-1/+1
* cr50: add support for upcoming update to gcc 11.2 in coreboot-sdkVadim Sukhomlinov2021-09-241-1/+1
* cr50: move fips checksum into its own sectionMary Ruthven2021-09-071-6/+11
* cr50: add placeholder for FIPS module at fixed locationVadim Sukhomlinov2021-07-011-0/+23
* cortex-m/m0: Reformat linkers script with tabsCraig Hesling2019-11-261-373/+392
* printf: Convert %l to %llEvan Green2019-10-051-4/+4
* kukui_scp: support CONFIG_PRESERVE_LOGSYilun Lin2019-10-041-0/+12
* task: Add task_enable_task() and task_disable_task()Yilun Lin2019-08-221-0/+13
* common/system: refactor some confusing ifdefsJack Rosenthal2019-07-311-2/+2
* cleanup: remove CONFIG_REPLACE_LOADER_WITH_BSS_SLOWJack Rosenthal2019-07-311-13/+0
* LICENSE: remove unnecessary (c) after CopyrightTom Hughes2019-06-1917-17/+17
* cortex-m/ec.ld.S: Fix DRAM section layout.Yilun Lin2019-06-171-18/+45
* core/cortex-m: get_interrupt_context is only used inside CONFIG_TASK_PROFILINGTom Hughes2019-06-151-0/+2
* cortex-m/ec.ld.S: .dram.bss section should not have LOAD attribute.Yilun Lin2019-06-121-1/+5
* USB-PD: Add hook for PD connect eventDaisuke Nojiri2019-05-081-0/+4
* cortex-m/ec.lds.S: Workaround for ld not complaining LMA overlapping.Yilun Lin2019-05-071-6/+8
* kukui_scp: Enable MPU to protect code RAM and data RAM in RW image.Yilun Lin2019-05-022-3/+5
* mt_scp: Support ROM section on internal SRAM.Yilun Lin2019-03-271-20/+4
* common: bit change 1 << constants with BIT(constants)Gwendal Grignou2019-03-263-8/+8
* common: replace 1 << digits, with BIT(digits)Gwendal Grignou2019-03-264-23/+24
View Lorry Controller Status