1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
|
/* Copyright 2019 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Intel BASEBOARD-RVP ITE EC specific configuration */
#include "common.h"
#include "it83xx_pd.h"
#include "keyboard_scan.h"
#include "pwm.h"
#include "pwm_chip.h"
#include "timer.h"
#include "usb_pd_tcpm.h"
/* USB-C TPCP Configuration */
const struct tcpc_config_t tcpc_config[] = {
[TYPE_C_PORT_0] = {
.bus_type = EC_BUS_TYPE_EMBEDDED,
/* TCPC is embedded within EC so no i2c config needed */
.drv = &it83xx_tcpm_drv,
#ifdef CONFIG_INTEL_VIRTUAL_MUX
.usb23 = TYPE_C_PORT_0_USB2_NUM | (TYPE_C_PORT_0_USB3_NUM << 4),
#endif
},
#ifdef HAS_TASK_PD_C1
[TYPE_C_PORT_1] = {
.bus_type = EC_BUS_TYPE_EMBEDDED,
/* TCPC is embedded within EC so no i2c config needed */
.drv = &it83xx_tcpm_drv,
#ifdef CONFIG_INTEL_VIRTUAL_MUX
.usb23 = TYPE_C_PORT_1_USB2_NUM | (TYPE_C_PORT_1_USB3_NUM << 4),
#endif
},
#endif /* HAS_TASK_PD_C1 */
};
BUILD_ASSERT(ARRAY_SIZE(tcpc_config) == CONFIG_USB_PD_PORT_MAX_COUNT);
/* Reset PD MCU */
void board_reset_pd_mcu(void)
{
/* Not applicable for ITE TCPC */
}
uint16_t tcpc_get_alert_status(void)
{
/*
* Since C0/C1 TCPC are embedded within EC, we don't need the
* PDCMD tasks. The (embedded) TCPC status since chip driver
* code handles its own interrupts and forward the correct
* events to the PD_C0 task. See it83xx/intc.c
*/
return 0;
}
/* Keyboard scan setting */
struct keyboard_scan_config keyscan_config = {
.output_settle_us = 35,
.debounce_down_us = 5 * MSEC,
.debounce_up_us = 40 * MSEC,
.scan_period_us = 3 * MSEC,
.min_post_scan_delay_us = 1000,
.poll_timeout_us = 100 * MSEC,
.actual_key_mask = {
0x14, 0xff, 0xff, 0xff, 0xff, 0xf5, 0xff,
0xa4, 0xff, 0xfe, 0x55, 0xfa, 0xca /* full set */
},
};
/*
* PWM HW channelx binding tachometer channelx for fan control.
* Four tachometer input pins but two tachometer modules only,
* so always binding [TACH_CH_TACH0A | TACH_CH_TACH0B] and/or
* [TACH_CH_TACH1A | TACH_CH_TACH1B]
*/
const struct fan_tach_t fan_tach[] = {
[PWM_HW_CH_DCR0] = {
.ch_tach = TACH_CH_NULL,
.fan_p = -1,
.rpm_re = -1,
.s_duty = -1,
},
[PWM_HW_CH_DCR1] = {
.ch_tach = TACH_CH_NULL,
.fan_p = -1,
.rpm_re = -1,
.s_duty = -1,
},
[PWM_HW_CH_DCR2] = {
.ch_tach = TACH_CH_TACH1A,
.fan_p = 2,
.rpm_re = 1,
.s_duty = 1,
},
[PWM_HW_CH_DCR3] = {
.ch_tach = TACH_CH_NULL,
.fan_p = -1,
.rpm_re = -1,
.s_duty = -1,
},
[PWM_HW_CH_DCR4] = {
.ch_tach = TACH_CH_NULL,
.fan_p = -1,
.rpm_re = -1,
.s_duty = -1,
},
[PWM_HW_CH_DCR5] = {
.ch_tach = TACH_CH_NULL,
.fan_p = -1,
.rpm_re = -1,
.s_duty = -1,
},
[PWM_HW_CH_DCR6] = {
.ch_tach = TACH_CH_NULL,
.fan_p = -1,
.rpm_re = -1,
.s_duty = -1,
},
[PWM_HW_CH_DCR7] = {
.ch_tach = TACH_CH_NULL,
.fan_p = -1,
.rpm_re = -1,
.s_duty = -1,
},
};
BUILD_ASSERT(ARRAY_SIZE(fan_tach) == PWM_HW_CH_TOTAL);
/* PWM channels */
const struct pwm_t pwm_channels[] = {
[PWM_CH_FAN] = {
.channel = PWM_HW_CH_DCR2,
.flags = PWM_CONFIG_HAS_RPM_MODE,
.freq_hz = 30000,
.pcfsr_sel = PWM_PRESCALER_C7,
},
};
BUILD_ASSERT(ARRAY_SIZE(pwm_channels) == PWM_CH_COUNT);
#ifdef CONFIG_USBC_VCONN
void board_pd_vconn_ctrl(int port, enum usbpd_cc_pin cc_pin, int enabled)
{
/*
* Setting VCONN low by disabling the power switch before
* enabling the VCONN on respective CC line
*/
gpio_set_level(tcpc_gpios[port].vconn.cc1_pin,
!tcpc_gpios[port].vconn.pin_pol);
gpio_set_level(tcpc_gpios[port].vconn.cc2_pin,
!tcpc_gpios[port].vconn.pin_pol);
if (enabled)
gpio_set_level((cc_pin != USBPD_CC_PIN_1) ?
tcpc_gpios[port].vconn.cc2_pin :
tcpc_gpios[port].vconn.cc1_pin,
tcpc_gpios[port].vconn.pin_pol);
}
#endif
|
