1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/* Copyright 2021 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Intel ADLRVP-NPCX board-specific configuration */
#include "button.h"
#include "fusb302.h"
#include "lid_switch.h"
#include "pca9675.h"
#include "power.h"
#include "power_button.h"
#include "switch.h"
#include "tablet_mode.h"
#include "uart.h"
#include "usb_pd_tcpm.h"
#include "gpio_list.h" /* Must come after other header files. */
/******************************************************************************/
/* I2C ports */
const struct i2c_port_t i2c_ports[] = {
[I2C_CHAN_BATT_CHG] = {
.name = "batt_chg",
.port = I2C_PORT_CHARGER,
.kbps = 100,
.scl = GPIO_SMB_BS_CLK,
.sda = GPIO_SMB_BS_DATA,
},
[I2C_CHAN_TYPEC_0] = {
.name = "typec_0",
.port = I2C_PORT_TYPEC_0,
.kbps = 400,
.scl = GPIO_USBC_TCPC_I2C_CLK_P0,
.sda = GPIO_USBC_TCPC_I2C_DATA_P0,
},
[I2C_CHAN_TYPEC_1] = {
.name = "typec_1",
.port = I2C_PORT_TYPEC_1,
.kbps = 400,
.scl = GPIO_USBC_TCPC_I2C_CLK_P2,
.sda = GPIO_USBC_TCPC_I2C_DATA_P2,
},
#if defined(HAS_TASK_PD_C2)
[I2C_CHAN_TYPEC_2] = {
.name = "typec_2",
.port = I2C_PORT_TYPEC_2,
.kbps = 400,
.scl = GPIO_USBC_TCPC_I2C_CLK_P1,
.sda = GPIO_USBC_TCPC_I2C_DATA_P1,
},
#endif
#if defined(HAS_TASK_PD_C3)
[I2C_CHAN_TYPEC_3] = {
.name = "typec_3",
.port = I2C_PORT_TYPEC_3,
.kbps = 400,
.scl = GPIO_USBC_TCPC_I2C_CLK_P3,
.sda = GPIO_USBC_TCPC_I2C_DATA_P3,
},
#endif
};
BUILD_ASSERT(ARRAY_SIZE(i2c_ports) == I2C_CHAN_COUNT);
const unsigned int i2c_ports_used = ARRAY_SIZE(i2c_ports);
/* USB-C TCPC Configuration */
const struct tcpc_config_t tcpc_config[] = {
[TYPE_C_PORT_0] = {
.bus_type = EC_BUS_TYPE_I2C,
.i2c_info = {
.port = I2C_PORT_TYPEC_0,
.addr_flags = I2C_ADDR_FUSB302_TCPC_AIC,
},
.drv = &fusb302_tcpm_drv,
},
[TYPE_C_PORT_1] = {
.bus_type = EC_BUS_TYPE_I2C,
.i2c_info = {
.port = I2C_PORT_TYPEC_1,
.addr_flags = I2C_ADDR_FUSB302_TCPC_AIC,
},
.drv = &fusb302_tcpm_drv,
},
#if defined(HAS_TASK_PD_C2)
[TYPE_C_PORT_2] = {
.bus_type = EC_BUS_TYPE_I2C,
.i2c_info = {
.port = I2C_PORT_TYPEC_2,
.addr_flags = I2C_ADDR_FUSB302_TCPC_AIC,
},
.drv = &fusb302_tcpm_drv,
},
#endif
#if defined(HAS_TASK_PD_C3)
[TYPE_C_PORT_3] = {
.bus_type = EC_BUS_TYPE_I2C,
.i2c_info = {
.port = I2C_PORT_TYPEC_3,
.addr_flags = I2C_ADDR_FUSB302_TCPC_AIC,
},
.drv = &fusb302_tcpm_drv,
},
#endif
};
BUILD_ASSERT(ARRAY_SIZE(tcpc_config) == CONFIG_USB_PD_PORT_MAX_COUNT);
|