1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
|
/* Copyright 2021 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Lalala board-specific configuration */
#include "adc_chip.h"
#include "button.h"
#include "cbi_fw_config.h"
#include "cbi_ssfc.h"
#include "cbi_fw_config.h"
#include "charge_manager.h"
#include "charge_state_v2.h"
#include "charger.h"
#include "chipset.h"
#include "common.h"
#include "compile_time_macros.h"
#include "driver/temp_sensor/thermistor.h"
#include "temp_sensor.h"
#include "driver/bc12/pi3usb9201.h"
#include "driver/charger/isl923x.h"
#include "driver/tcpm/raa489000.h"
#include "driver/tcpm/tcpci.h"
#include "driver/usb_mux/pi3usb3x532.h"
#include "extpower.h"
#include "gpio.h"
#include "hooks.h"
#include "i2c.h"
#include "keyboard_8042.h"
#include "keyboard_scan.h"
#include "lid_switch.h"
#include "power.h"
#include "power_button.h"
#include "stdbool.h"
#include "switch.h"
#include "system.h"
#include "task.h"
#include "usb_mux.h"
#include "usb_pd.h"
#include "usb_pd_tcpm.h"
#define CPRINTS(format, args...) cprints(CC_USBCHARGE, format, ## args)
#define CPRINTF(format, args...) cprintf(CC_USBCHARGE, format, ## args)
#define INT_RECHECK_US 5000
#define ADC_VOL_UP_MASK BIT(0)
#define ADC_VOL_DOWN_MASK BIT(1)
/******************************************************************************/
/* USB-A Configuration */
const int usb_port_enable[USB_PORT_COUNT] = {
GPIO_EN_USB_A0_VBUS,
};
static const struct ec_response_keybd_config corori_keybd = {
/* Default Chromeos keyboard config */
.num_top_row_keys = 10,
.action_keys = {
TK_BACK, /* T1 */
TK_FORWARD, /* T2 */
TK_REFRESH, /* T3 */
TK_FULLSCREEN, /* T4 */
TK_OVERVIEW, /* T5 */
TK_BRIGHTNESS_DOWN, /* T6 */
TK_BRIGHTNESS_UP, /* T7 */
TK_VOL_MUTE, /* T8 */
TK_VOL_DOWN, /* T9 */
TK_VOL_UP, /* T10 */
},
/* No function keys, no numeric keypad, no screenlock key */
};
__override const struct ec_response_keybd_config
*board_vivaldi_keybd_config(void)
{
return &corori_keybd;
}
/* C0 interrupt line shared by BC 1.2 and charger */
static void check_c0_line(void);
DECLARE_DEFERRED(check_c0_line);
static void notify_c0_chips(void)
{
/*
* The interrupt line is shared between the TCPC and BC 1.2 detection
* chip. Therefore we'll need to check both ICs.
*/
schedule_deferred_pd_interrupt(0);
task_set_event(TASK_ID_USB_CHG_P0, USB_CHG_EVENT_BC12);
}
static void check_c0_line(void)
{
/*
* If line is still being held low, see if there's more to process from
* one of the chips
*/
if (!gpio_get_level(GPIO_USB_C0_INT_ODL)) {
notify_c0_chips();
hook_call_deferred(&check_c0_line_data, INT_RECHECK_US);
}
}
static void usb_c0_interrupt(enum gpio_signal s)
{
/* Cancel any previous calls to check the interrupt line */
hook_call_deferred(&check_c0_line_data, -1);
/* Notify all chips using this line that an interrupt came in */
notify_c0_chips();
/* Check the line again in 5ms */
hook_call_deferred(&check_c0_line_data, INT_RECHECK_US);
}
static void c0_ccsbu_ovp_interrupt(enum gpio_signal s)
{
cprints(CC_USBPD, "C0: CC OVP, SBU OVP, or thermal event");
pd_handle_cc_overvoltage(0);
}
#include "gpio_list.h"
/* ADC channels */
const struct adc_t adc_channels[] = {
[ADC_TEMP_SENSOR_1] = {
.name = "TEMP_SENSOR1",
.input_ch = NPCX_ADC_CH0,
.factor_mul = ADC_MAX_VOLT,
.factor_div = ADC_READ_MAX + 1,
.shift = 0,
},
[ADC_TEMP_SENSOR_2] = {
.name = "TEMP_SENSOR2",
.input_ch = NPCX_ADC_CH1,
.factor_mul = ADC_MAX_VOLT,
.factor_div = ADC_READ_MAX + 1,
.shift = 0,
},
[ADC_VSNS_PP3300_A] = {
.name = "PP3300_A_PGOOD",
.input_ch = NPCX_ADC_CH9,
.factor_mul = ADC_MAX_VOLT,
.factor_div = ADC_READ_MAX + 1,
.shift = 0,
},
};
BUILD_ASSERT(ARRAY_SIZE(adc_channels) == ADC_CH_COUNT);
/* Thermistors */
const struct temp_sensor_t temp_sensors[] = {
[TEMP_SENSOR_1] = {.name = "Memory",
.type = TEMP_SENSOR_TYPE_BOARD,
.read = get_temp_3v3_51k1_47k_4050b,
.idx = ADC_TEMP_SENSOR_1},
[TEMP_SENSOR_2] = {.name = "Charger",
.type = TEMP_SENSOR_TYPE_BOARD,
.read = get_temp_3v3_51k1_47k_4050b,
.idx = ADC_TEMP_SENSOR_2},
};
BUILD_ASSERT(ARRAY_SIZE(temp_sensors) == TEMP_SENSOR_COUNT);
const static struct ec_thermal_config thermal_a = {
.temp_host = {
[EC_TEMP_THRESH_WARN] = 0,
[EC_TEMP_THRESH_HIGH] = C_TO_K(70),
[EC_TEMP_THRESH_HALT] = C_TO_K(85),
},
.temp_host_release = {
[EC_TEMP_THRESH_WARN] = 0,
[EC_TEMP_THRESH_HIGH] = C_TO_K(65),
[EC_TEMP_THRESH_HALT] = 0,
},
};
const static struct ec_thermal_config thermal_b = {
.temp_host = {
[EC_TEMP_THRESH_WARN] = 0,
[EC_TEMP_THRESH_HIGH] = C_TO_K(73),
[EC_TEMP_THRESH_HALT] = C_TO_K(85),
},
.temp_host_release = {
[EC_TEMP_THRESH_WARN] = 0,
[EC_TEMP_THRESH_HIGH] = C_TO_K(65),
[EC_TEMP_THRESH_HALT] = 0,
},
};
struct ec_thermal_config thermal_params[TEMP_SENSOR_COUNT];
static void setup_thermal(void)
{
thermal_params[TEMP_SENSOR_1] = thermal_a;
thermal_params[TEMP_SENSOR_2] = thermal_b;
}
void board_hibernate(void)
{
/*
* Both charger ICs need to be put into their "low power mode" before
* entering the Z-state.
*/
raa489000_hibernate(1, true);
raa489000_hibernate(0, true);
}
void board_reset_pd_mcu(void)
{
/*
* TODO(b:147316511): Here we could issue a digital reset to the IC,
* unsure if we actually want to do that or not yet.
*/
}
static void set_5v_gpio(int level)
{
gpio_set_level(GPIO_EN_PP5000, level);
gpio_set_level(GPIO_EN_USB_A0_VBUS, level);
}
__override void board_power_5v_enable(int enable)
{
/*
* Port 0 simply has a GPIO to turn on the 5V regulator, however, 5V is
* generated locally on the sub board and we need to set the comparator
* polarity on the sub board charger IC.
*/
set_5v_gpio(!!enable);
}
int board_is_sourcing_vbus(int port)
{
int regval;
tcpc_read(port, TCPC_REG_POWER_STATUS, ®val);
return !!(regval & TCPC_REG_POWER_STATUS_SOURCING_VBUS);
}
int board_set_active_charge_port(int port)
{
int is_real_port = (port >= 0 &&
port < CONFIG_USB_PD_PORT_MAX_COUNT);
int i;
int old_port;
if (!is_real_port && port != CHARGE_PORT_NONE)
return EC_ERROR_INVAL;
old_port = charge_manager_get_active_charge_port();
CPRINTS("New chg p%d", port);
/* Disable all ports. */
if (port == CHARGE_PORT_NONE) {
for (i = 0; i < CONFIG_USB_PD_PORT_MAX_COUNT; i++)
tcpc_write(i, TCPC_REG_COMMAND,
TCPC_REG_COMMAND_SNK_CTRL_LOW);
return EC_SUCCESS;
}
/* Check if port is sourcing VBUS. */
if (board_is_sourcing_vbus(port)) {
CPRINTS("Skip enable p%d", port);
return EC_ERROR_INVAL;
}
/*
* Turn off the other ports' sink path FETs, before enabling the
* requested charge port.
*/
for (i = 0; i < CONFIG_USB_PD_PORT_MAX_COUNT; i++) {
if (i == port)
continue;
if (tcpc_write(i, TCPC_REG_COMMAND,
TCPC_REG_COMMAND_SNK_CTRL_LOW))
CPRINTS("p%d: sink path disable failed.", i);
}
/*
* Stop the charger IC from switching while changing ports. Otherwise,
* we can overcurrent the adapter we're switching to. (crbug.com/926056)
*/
if (old_port != CHARGE_PORT_NONE)
charger_discharge_on_ac(1);
/* Enable requested charge port. */
if (tcpc_write(port, TCPC_REG_COMMAND,
TCPC_REG_COMMAND_SNK_CTRL_HIGH)) {
CPRINTS("p%d: sink path enable failed.", port);
charger_discharge_on_ac(0);
return EC_ERROR_UNKNOWN;
}
/* Allow the charger IC to begin/continue switching. */
charger_discharge_on_ac(0);
return EC_SUCCESS;
}
void board_set_charge_limit(int port, int supplier, int charge_ma,
int max_ma, int charge_mv)
{
int icl = MAX(charge_ma, CONFIG_CHARGER_INPUT_CURRENT);
/*
* b/147463641: The charger IC seems to overdraw ~4%, therefore we
* reduce our target accordingly.
*/
icl = icl * 96 / 100;
charge_set_input_current_limit(icl, charge_mv);
}
__override void typec_set_source_current_limit(int port, enum tcpc_rp_value rp)
{
if (port < 0 || port > board_get_usb_pd_port_count())
return;
raa489000_set_output_current(port, rp);
}
void board_init(void)
{
int on;
gpio_enable_interrupt(GPIO_USB_C0_INT_ODL);
check_c0_line();
/* Turn on 5V if the system is on, otherwise turn it off. */
on = chipset_in_state(CHIPSET_STATE_ON | CHIPSET_STATE_ANY_SUSPEND |
CHIPSET_STATE_SOFT_OFF);
board_power_5v_enable(on);
/* Initialize THERMAL */
setup_thermal();
}
DECLARE_HOOK(HOOK_INIT, board_init, HOOK_PRIO_DEFAULT);
__override void ocpc_get_pid_constants(int *kp, int *kp_div,
int *ki, int *ki_div,
int *kd, int *kd_div)
{
*kp = 1;
*kp_div = 20;
*ki = 1;
*ki_div = 250;
*kd = 0;
*kd_div = 1;
}
int pd_snk_is_vbus_provided(int port)
{
return pd_check_vbus_level(port, VBUS_PRESENT);
}
const struct charger_config_t chg_chips[] = {
{
.i2c_port = I2C_PORT_USB_C0,
.i2c_addr_flags = ISL923X_ADDR_FLAGS,
.drv = &isl923x_drv,
},
};
const unsigned int chg_cnt = ARRAY_SIZE(chg_chips);
const struct pi3usb9201_config_t pi3usb9201_bc12_chips[] = {
{
.i2c_port = I2C_PORT_USB_C0,
.i2c_addr_flags = PI3USB9201_I2C_ADDR_3_FLAGS,
.flags = PI3USB9201_ALWAYS_POWERED,
},
};
const struct tcpc_config_t tcpc_config[CONFIG_USB_PD_PORT_MAX_COUNT] = {
{
.bus_type = EC_BUS_TYPE_I2C,
.i2c_info = {
.port = I2C_PORT_USB_C0,
.addr_flags = RAA489000_TCPC0_I2C_FLAGS,
},
.flags = TCPC_FLAGS_TCPCI_REV2_0,
.drv = &raa489000_tcpm_drv,
},
};
const struct usb_mux usb_muxes[CONFIG_USB_PD_PORT_MAX_COUNT] = {
{
.usb_port = 0,
.i2c_port = I2C_PORT_USB_C0,
.i2c_addr_flags = PI3USB3X532_I2C_ADDR0,
.driver = &pi3usb3x532_usb_mux_driver,
},
};
uint16_t tcpc_get_alert_status(void)
{
uint16_t status = 0;
int regval;
/*
* The interrupt line is shared between the TCPC and BC1.2 detector IC.
* Therefore, go out and actually read the alert registers to report the
* alert status.
*/
if (!gpio_get_level(GPIO_USB_C0_INT_ODL)) {
if (!tcpc_read16(0, TCPC_REG_ALERT, ®val)) {
/* The TCPCI Rev 1.0 spec says to ignore bits 14:12. */
if (!(tcpc_config[0].flags & TCPC_FLAGS_TCPCI_REV2_0))
regval &= ~((1 << 14) | (1 << 13) | (1 << 12));
if (regval)
status |= PD_STATUS_TCPC_ALERT_0;
}
}
return status;
}
static void board_extpower(void)
{
int extpower_present;
if (pd_is_connected(0))
extpower_present = extpower_is_present();
else
extpower_present = 0;
gpio_set_level(GPIO_EC_ACOK_OTG, extpower_present);
}
DECLARE_HOOK(HOOK_AC_CHANGE, board_extpower, HOOK_PRIO_DEFAULT);
const struct i2c_port_t i2c_ports[] = {
{
"eeprom", I2C_PORT_EEPROM, 400, GPIO_EC_I2C_EEPROM_SCL,
GPIO_EC_I2C_EEPROM_SDA
},
{
"battery", I2C_PORT_BATTERY, 100, GPIO_EC_I2C_BATTERY_SCL,
GPIO_EC_I2C_BATTERY_SDA
},
#ifdef HAS_TASK_MOTIONSENSE
{
"sensor", I2C_PORT_SENSOR, 400, GPIO_EC_I2C_SENSOR_SCL,
GPIO_EC_I2C_SENSOR_SDA
},
#endif
{
"usbc0", I2C_PORT_USB_C0, 1000, GPIO_EC_I2C_USB_C0_SCL,
GPIO_EC_I2C_USB_C0_SDA
},
#if CONFIG_USB_PD_PORT_MAX_COUNT > 1
{
"sub_usbc1", I2C_PORT_SUB_USB_C1, 1000,
GPIO_EC_I2C_SUB_USB_C1_SCL, GPIO_EC_I2C_SUB_USB_C1_SDA
},
#endif
};
|