1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
/* -*- mode:c -*-
*
* Copyright 2020 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Declare symbolic names for all the GPIOs that we care about.
* Note: Those with interrupt handlers must be declared first. */
#ifdef SECTION_IS_RW
GPIO_INT(HOST_USBC_PPC_INT_ODL, PIN(C, 1), GPIO_INT_FALLING | GPIO_PULL_UP, ppc_interrupt)
GPIO_INT(USBC_DP_MUX_ALERT_ODL, PIN(C, 12), GPIO_INT_FALLING | GPIO_PULL_UP, tcpc_alert_event)
GPIO_INT(DDI_MST_IN_HPD, PIN(C, 14), GPIO_INT_BOTH, hpd_interrupt)
GPIO_INT(PWR_BTN, PIN(A, 0), GPIO_INT_BOTH, board_pwr_btn_interrupt)
#endif
/* Power sequencing signals */
GPIO(EN_AC_JACK, PIN(A, 1), GPIO_OUT_LOW)
GPIO(EN_BB, PIN(C, 0), GPIO_OUT_LOW)
GPIO(EN_PP3300_A, PIN(C, 10), GPIO_OUT_LOW)
GPIO(EN_PP5000_A, PIN(C, 2), GPIO_OUT_LOW)
GPIO(EN_PP1200_A, PIN(C, 3), GPIO_OUT_LOW)
GPIO(EN_PP1100_A, PIN(C, 4), GPIO_OUT_LOW)
GPIO(EN_PP1000_A, PIN(C, 5), GPIO_OUT_LOW)
GPIO(EN_PP1050_A, PIN(C, 6), GPIO_OUT_LOW)
GPIO(EN_PP5000_HSPORT, PIN(C, 7), GPIO_OUT_LOW)
GPIO(EC_STATUS_LED1, PIN(A, 2), GPIO_OUT_HIGH)
GPIO(EC_STATUS_LED2, PIN(B, 12), GPIO_OUT_HIGH)
/* MST Hub signals */
GPIO(MST_LP_CTL_L, PIN(B, 9), GPIO_OUT_LOW)
GPIO(MST_RST_L, PIN(B, 3), GPIO_ODR_LOW)
GPIO(MST_HUB_LANE_SWITCH, PIN(C, 15), GPIO_OUT_HIGH)
/* Display Demux signals */
GPIO(DEMUX_DUAL_DP_MODE, PIN(D, 8), GPIO_OUT_LOW)
GPIO(DEMUX_DP_HDMI_MODE, PIN(D, 10), GPIO_OUT_LOW)
GPIO(DEMUX_DUAL_DP_RESET_N, PIN(B, 14), GPIO_ODR_HIGH)
GPIO(DEMUX_DUAL_DP_PD_N, PIN(D, 2), GPIO_ODR_HIGH)
GPIO(DEMUX_DP_HDMI_PD_N, PIN(D, 9), GPIO_ODR_HIGH)
/* USBC Mux and Demux Signals */
GPIO(EN_DP_SINK, PIN(B, 2), GPIO_OUT_LOW)
GPIO(DP_SINK_RESET, PIN(B, 1), GPIO_OUT_LOW)
GPIO(USBC_DP_PD_RST_L, PIN(C, 13), GPIO_ODR_LOW)
GPIO(USBC_UF_RESET_L, PIN(C, 11), GPIO_ODR_LOW)
/* USB Hubs signals */
GPIO(EC_HUB1_RESET_L, PIN(E, 13), GPIO_ODR_LOW)
GPIO(EC_HUB2_RESET_L, PIN(E, 14), GPIO_ODR_LOW)
/* DEBUG signals */
GPIO(DEBUG_GPIO1, PIN(B, 13), GPIO_OUT_LOW)
/* Configure as output to enable @1.5A on USBA Ports
* USB CDP enables. */
GPIO(USB3_A1_CDP_EN, PIN(E, 7), GPIO_OUT_LOW)
GPIO(USB3_A2_CDP_EN, PIN(E, 8), GPIO_OUT_LOW)
GPIO(USB3_P3_CDP_EN, PIN(D, 1), GPIO_OUT_LOW)
GPIO(USB3_P4_CDP_EN, PIN(E, 12), GPIO_OUT_LOW)
/* Write protect */
GPIO(EC_FLASH_WP_ODL, PIN(A, 3), GPIO_ODR_HIGH)
GPIO(EC_WP_L, PIN(E, 11), GPIO_INT_BOTH)
/* SPI Bus */
GPIO(FLASH_SPI1_NSS, PIN(A, 4), GPIO_INT_FALLING)
GPIO(FLASH_SPI1_SCK, PIN(A, 5), GPIO_INT_BOTH)
GPIO(FLASH_SPI1_MISO, PIN(A, 6), GPIO_INT_BOTH)
GPIO(FLASH_SPI1_MOSI, PIN(A, 7), GPIO_INT_BOTH)
/* misc signals */
GPIO(EC_DFU_MUX_CTRL, PIN(A, 8), GPIO_OUT_HIGH)
GPIO(TP71, PIN(B, 0), GPIO_OUT_LOW)
/*
* I2C SCL/SDA pins. These will normally be under control of the peripheral from
* alt fucntion setting below. But if a port gets wedged, the unwedge code uses
* these signals as regular GPIOs.
*/
GPIO(EC_I2C1_SCL, PIN(A, 15), GPIO_ODR_HIGH)
GPIO(EC_I2C1_SDA, PIN(B, 7), GPIO_ODR_HIGH)
GPIO(EC_I2C3_SCL, PIN(C, 8), GPIO_ODR_HIGH)
GPIO(EC_I2C3_SDA, PIN(C, 9), GPIO_ODR_HIGH)
UNIMPLEMENTED(EC_ENTERING_RW)
ALTERNATE(PIN_MASK(B, 0x0C00), GPIO_ALT_USART, MODULE_UART, GPIO_PULL_UP) /* GPIOB 10-11:USART3_TX/RX */
ALTERNATE(PIN_MASK(A, 0x00F0), 5, MODULE_SPI, 0) /* GPIOA4-7: SPI Signals */
/* I2C Ports
* I2C1: SDA/SCL -> PB7/PA15
* I2C2: SDA/SCL -> PA8/PA9
* I2C3: SDA/SCL -> PC8/PC9
*/
ALTERNATE(PIN_MASK(B, 0x0080), 4, MODULE_I2C, GPIO_OPEN_DRAIN)
ALTERNATE(PIN_MASK(A, 0X8000), 4, MODULE_I2C, GPIO_OPEN_DRAIN)
ALTERNATE(PIN_MASK(C, 0x0300), 8, MODULE_I2C, GPIO_OPEN_DRAIN)
|
