summaryrefslogtreecommitdiff
path: root/board/hadoken/board.h
blob: cd9784d98a376e1dd4ee783ef0e44a751e421b9e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
/* Copyright (c) 2014 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

/* Hadoken board configuration */

#ifndef __CROS_EC_BOARD_H
#define __CROS_EC_BOARD_H

#ifndef __ASSEMBLER__

#undef CONFIG_FLASH /* TODO: implement me */
#undef CONFIG_FMAP /* TODO: implement me */
#undef CONFIG_WATCHDOG
#undef CONFIG_LID_SWITCH

#define CONFIG_I2C
#define CONFIG_I2C_MASTER
#define CONFIG_I2C_DEBUG

/*
 *  nRF51 board specific configuration.
 */
#define NRF51_UART_TX_PIN 25
#define NRF51_UART_RX_PIN 29

#define NRF51_TWI_PORT 0
#define NRF51_TWI0_SCL_PIN 23
#define NRF51_TWI0_SDA_PIN 22

#define NRF51_TWI0_SCL_GPIO MCU_SCL
#define NRF51_TWI0_SDA_GPIO MCU_SDA

#define NRF51_TWI_SCL_PIN(port)   NRF51_TWI0_SCL_PIN
#define NRF51_TWI_SDA_PIN(port)   NRF51_TWI0_SDA_PIN
#define NRF51_TWI_FREQ(port)      NRF51_TWI_100KBPS
#define NRF51_TWI_PPI_CHAN(port)  0

#define BATTERY_VOLTAGE_MAX         4425 /* mV */
#define BATTERY_VOLTAGE_NORMAL      3800 /* mV */
#define BATTERY_VOLTAGE_MIN         3000 /* mV */

#define CONFIG_BATTERY_BQ27621
#define BQ27621_CHEM_ID             0x0354 /* 4.35V maximum charge */
#define BQ27621_TOGGLE_POWER_MIN    0

#define BQ27621_DESIGN_CAPACITY     120 /* mAh */
#define BQ27621_DESIGN_ENERGY       444 /* mWh */
#define BQ27621_TERMINATE_VOLTAGE   BATTERY_VOLTAGE_MIN /* mV */
#define BQ27621_TAPER_CURRENT       6   /* mA */

#define I2C_PORT_BATTERY NRF51_TWI_PORT


#include "gpio_signal.h"

#endif /* !__ASSEMBLER__ */

#endif /* __CROS_EC_BOARD_H */