summaryrefslogtreecommitdiff
path: root/board/nocturne/usb_pd_policy.c
blob: 14329b61b3e4837003e21280076a0753f0e209f9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
/* Copyright 2018 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#include "charge_manager.h"
#include "chipset.h"
#include "common.h"
#include "console.h"
#include "compile_time_macros.h"
#include "ec_commands.h"
#include "gpio.h"
#include "system.h"
#include "usb_mux.h"
#include "usb_pd.h"
#include "usbc_ppc.h"
#include "util.h"

#define CPRINTF(format, args...) cprintf(CC_USBPD, format, ## args)
#define CPRINTS(format, args...) cprints(CC_USBPD, format, ## args)

int pd_check_vconn_swap(int port)
{
	/* Do not allow VCONN swap is 5V is off. */
	return gpio_get_level(GPIO_EN_5V);
}

__override void pd_execute_data_swap(int port,
				     enum pd_data_role data_role)
{
	int level;

	/* Only port 0 supports device mode. */
	if (port != 0)
		return;

	level = (data_role == PD_ROLE_UFP) ? 1 : 0;

	gpio_set_level(GPIO_USB2_ID, level);
	gpio_set_level(GPIO_USB2_VBUSSENSE, level);
}

void pd_power_supply_reset(int port)
{
	/*
	 * Disable VBUS and discharge to vSafe0V.
	 *
	 * The PPC will automatically disable the discharge circuitry once it
	 * reaches vSafe0V.
	 */
	ppc_vbus_source_enable(port, 0);
	ppc_discharge_vbus(port, 1);

#ifdef CONFIG_USB_PD_MAX_SINGLE_SOURCE_CURRENT
	/* Give back the current quota we are no longer using */
	charge_manager_source_port(port, 0);
#endif /* defined(CONFIG_USB_PD_MAX_SINGLE_SOURCE_CURRENT) */

	/* Notify host of power info change. */
	pd_send_host_event(PD_EVENT_POWER_CHANGE);
}

int pd_set_power_supply_ready(int port)
{
	int rv;

	if (port >= ppc_cnt)
		return EC_ERROR_INVAL;

	/* Disable charging. */
	rv = ppc_vbus_sink_enable(port, 0);
	if (rv)
		return rv;

	/* The 5V rail used for sourcing is not powered when the AP is off. */
	if (chipset_in_state(CHIPSET_STATE_ANY_OFF))
		return EC_ERROR_NOT_POWERED;

	/* Provide Vbus. */
	rv = ppc_vbus_source_enable(port, 1);
	if (rv)
		return rv;

#ifdef CONFIG_USB_PD_MAX_SINGLE_SOURCE_CURRENT
	/* Ensure we advertise the proper available current quota */
	charge_manager_source_port(port, 1);
#endif /* defined(CONFIG_USB_PD_MAX_SINGLE_SOURCE_CURRENT) */

	/* Notify host of power info change. */
	pd_send_host_event(PD_EVENT_POWER_CHANGE);

	return EC_SUCCESS;
}

/* ----------------- Vendor Defined Messages ------------------ */
__override void svdm_safe_dp_mode(int port)
{
	/* make DP interface safe until configure */
	usb_mux_set(port, USB_PD_MUX_NONE,
		USB_SWITCH_CONNECT,
		polarity_rm_dts(pd_get_polarity(port)));

	/*
	 * Isolate the SBU lines.
	 *
	 * Older boards don't have the SBU line bypass needed for CCD, so never
	 * disable the SBU lines for port 0.
	 */
	if ((board_get_version() < 2) && (port == 0))
		CPRINTS("Skip disable SBU lines for C0.");
	else
		ppc_set_sbu(port, 0);
}