blob: 9351fe5982e464f96140e37a8a63cd5b85a49dac (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
/* Copyright 2019 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Intel TGL-U-RVP-ITE board-specific configuration */
#ifndef __CROS_EC_BOARD_H
#define __CROS_EC_BOARD_H
/* ITE EC variant */
#define VARIANT_INTELRVP_EC_IT8320
/* MECC config */
#define CONFIG_INTEL_RVP_MECC_VERSION_0_9
/* USB MUX */
#define CONFIG_USB_MUX_VIRTUAL
#define CONFIG_USBC_VCONN
/* FAN configs */
#define CONFIG_FANS 1
#define BOARD_FAN_MIN_RPM 3000
#define BOARD_FAN_MAX_RPM 10000
/* Temperature sensor */
#define CONFIG_TEMP_SENSOR
/* Support early firmware selection */
#define CONFIG_VBOOT_EFS2
#define GPIO_PACKET_MODE_EN GPIO_ME_G3_TO_ME_EC
#include "baseboard.h"
#define CONFIG_CHIPSET_TIGERLAKE
#define GPIO_PG_EC_RSMRST_ODL GPIO_RSMRST_L_PGOOD
#define GPIO_PCH_DSW_PWROK GPIO_EC_PCH_DSW_PWROK
#define GPIO_PG_EC_ALL_SYS_PWRGD GPIO_ALL_SYS_PWRGD
#define CONFIG_BATTERY_PRESENT_GPIO GPIO_EC_BATT_PRES_L
#define GMR_TABLET_MODE_GPIO_L GPIO_TABLET_MODE_L
#define GPIO_BAT_LED_RED_L GPIO_BAT_LED_GREEN_L
#define GPIO_PWR_LED_WHITE_L GPIO_AC_LED_GREEN_L
/* Charger */
#define CONFIG_CHARGER_ISL9241
/* DC Jack charge ports */
#undef CONFIG_DEDICATED_CHARGE_PORT_COUNT
#define CONFIG_DEDICATED_CHARGE_PORT_COUNT 1
/* USB ports */
#define CONFIG_USB_PD_PORT_MAX_COUNT 2
#define DEDICATED_CHARGE_PORT 2
/* USB PD config */
#define CONFIG_USB_PD_TCPM_ITE_ON_CHIP
#define CONFIG_USB_PD_ITE_ACTIVE_PORT_COUNT 2
/* Config BB retimer */
#define CONFIG_USBC_RETIMER_INTEL_BB
/* Thermal configs */
/* I2C ports */
#define CONFIG_IT83XX_SMCLK2_ON_GPC7
#define I2C_PORT_CHARGER IT83XX_I2C_CH_B
#define I2C_PORT_BATTERY IT83XX_I2C_CH_B
#define I2C_PORT_PCA9555_BOARD_ID_GPIO IT83XX_I2C_CH_B
#define I2C_PORT_PORT80 IT83XX_I2C_CH_B
#define I2C_PORT0_BB_RETIMER IT83XX_I2C_CH_E
#define I2C_PORT1_BB_RETIMER IT83XX_I2C_CH_E
#define I2C_ADDR_PCA9555_BOARD_ID_GPIO 0x22
#define PORT80_I2C_ADDR MAX695X_I2C_ADDR1_FLAGS
#if defined(BOARD_TGLRVPU_ITE) || defined(BOARD_TGLRVPU_ITE_TCPMV1)
#define I2C_PORT0_BB_RETIMER_ADDR 0x42
#define I2C_PORT1_BB_RETIMER_ADDR 0x43
#else /* BOARD_TGLRVPY_ITE */
#define I2C_PORT0_BB_RETIMER_ADDR 0x42
#define I2C_PORT1_BB_RETIMER_ADDR 0x41
#endif /* BOARD_TGLRVPU_ITE */
/* Enabling SOP* communication */
#define CONFIG_USB_PD_DECODE_SOP
/* Enabling Thunderbolt-compatible mode */
#define CONFIG_USB_PD_TBT_COMPAT_MODE
/* Enabling USB4 mode */
#define CONFIG_USB_PD_USB4
#ifndef __ASSEMBLER__
enum tglrvp_charge_ports {
TYPE_C_PORT_0,
TYPE_C_PORT_1,
};
enum tglrvp_i2c_channel {
I2C_CHAN_FLASH,
I2C_CHAN_BATT_CHG,
I2C_CHAN_RETIMER,
I2C_CHAN_COUNT,
};
enum battery_type {
BATTERY_SIMPLO_SMP_HHP_408,
BATTERY_SIMPLO_SMP_CA_445,
BATTERY_TYPE_COUNT,
};
/* Define max power */
#define PD_MAX_POWER_MW 60000
int board_get_version(void);
#endif /* !__ASSEMBLER__ */
#endif /* __CROS_EC_BOARD_H */
|
