blob: 3525519d5b2be957e73c426b5e1ea50394ced8ff (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
/* Copyright 2019 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#include <config_chip.h>
ENTRY(ish_aon_main);
#define SRAM_START CONFIG_ISH_AON_SRAM_BASE_START
#define SRAM_RW_LEN (CONFIG_ISH_AON_SRAM_SIZE - CONFIG_ISH_AON_SRAM_ROM_SIZE)
/* reserved stack size */
#define STACK_SIZE (256)
/**
* resered 8 bytes for GDB showing correct stack
* information during source code level debuging
*/
#define RESERVED_GDB_SIZE (8)
#define RAM_LEN (SRAM_RW_LEN - STACK_SIZE - RESERVED_GDB_SIZE)
/**
* AON memory layout
* --------------+--------------+-------------------+-------------------+
* | RAM_LEN | STACK_SIZE | 8 Bytes for GDB | ROM(128 Bytes) |
* --------------+--------------+-------------------+-------------------+
*/
MEMORY
{
/* leave STACK_SIZE bytes in the end of memory for stack */
RAM : ORIGIN = SRAM_START, LENGTH = RAM_LEN
}
SECTIONS
{
/* AON parts visible to FW are linked to the beginning of the AON area */
.data.aon_share : AT(CONFIG_ISH_AON_SRAM_BASE_START)
{
KEEP(*(.data.aon_share))
} > RAM
.data :
{
*(.data)
*(.data*)
} > RAM
.text :
{
*(.text)
*(.text*)
} > RAM
.bss :
{
*(.bss)
*(.bss*)
} > RAM
.stack_tag :
{
KEEP(*(.stack_tag))
} > RAM
}
|
