blob: 44e1c2fb27cdcdb7a22d2485128abea22f372aec (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
/* Copyright 2012 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Hardware timers driver */
#include "clock.h"
#include "common.h"
#include "hooks.h"
#include "hwtimer.h"
#include "registers.h"
#include "task.h"
#include "timer.h"
void __hw_clock_event_set(uint32_t deadline)
{
/* set the match on the deadline */
LM4_TIMER_TAMATCHR(6) = 0xffffffff - deadline;
/* Set the match interrupt */
LM4_TIMER_IMR(6) |= 0x10;
}
uint32_t __hw_clock_event_get(void)
{
return 0xffffffff - LM4_TIMER_TAMATCHR(6);
}
void __hw_clock_event_clear(void)
{
/* Disable the match interrupt */
LM4_TIMER_IMR(6) &= ~0x10;
}
uint32_t __hw_clock_source_read(void)
{
return 0xffffffff - LM4_TIMER_TAV(6);
}
void __hw_clock_source_set(uint32_t ts)
{
LM4_TIMER_TAV(6) = 0xffffffff - ts;
}
void __hw_clock_source_irq(void)
{
uint32_t status = LM4_TIMER_RIS(6);
/* Clear interrupt */
LM4_TIMER_ICR(6) = status;
/*
* Find expired timers and set the new timer deadline; check the IRQ
* status to determine if the free-running counter overflowed.
*/
process_timers(status & 0x01);
}
DECLARE_IRQ(LM4_IRQ_TIMERW0A, __hw_clock_source_irq, 1);
static void update_prescaler(void)
{
/*
* Set the prescaler to increment every microsecond. This takes
* effect immediately, because the TAILD bit in TAMR is clear.
*/
LM4_TIMER_TAPR(6) = clock_get_freq() / SECOND;
}
DECLARE_HOOK(HOOK_FREQ_CHANGE, update_prescaler, HOOK_PRIO_DEFAULT);
int __hw_clock_source_init(uint32_t start_t)
{
/*
* Use WTIMER0 (timer 6) configured as a free running counter with 1 us
* period.
*/
/* Enable WTIMER0 clock in run and sleep modes. */
clock_enable_peripheral(CGC_OFFSET_WTIMER, 0x1,
CGC_MODE_RUN | CGC_MODE_SLEEP);
/* Ensure timer is disabled : TAEN = TBEN = 0 */
LM4_TIMER_CTL(6) &= ~0x101;
/* Set overflow interrupt */
LM4_TIMER_IMR(6) = 0x1;
/* 32-bit timer mode */
LM4_TIMER_CFG(6) = 4;
/* Set initial prescaler */
update_prescaler();
/* Periodic mode, counting down */
LM4_TIMER_TAMR(6) = 0x22;
/* Use the full 32-bits of the timer */
LM4_TIMER_TAILR(6) = 0xffffffff;
/* Starts counting in timer A */
LM4_TIMER_CTL(6) |= 0x1;
/*
* Override the count with the start value now that counting has
* started.
*/
__hw_clock_source_set(start_t);
/* Enable interrupt */
task_enable_irq(LM4_IRQ_TIMERW0A);
return LM4_IRQ_TIMERW0A;
}
|
