chip/mt_scp/mt8195/intc.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166

/* Copyright 2021 The ChromiumOS Authors
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#ifndef __CROS_EC_INTC_H
#define __CROS_EC_INTC_H

/* INTC */
#define SCP_INTC_IRQ_POL0 0xef001f20
#define SCP_INTC_IRQ_POL1 0x044001dd
#define SCP_INTC_IRQ_POL2 0xffffdfe0
#define SCP_INTC_IRQ_POL3 0xfffffff3
#define SCP_INTC_GRP_LEN 4
#define SCP_INTC_IRQ_COUNT 127

/* IRQ numbers */
#define SCP_IRQ_GIPC_IN0 0
#define SCP_IRQ_GIPC_IN1 1
#define SCP_IRQ_GIPC_IN2 2
#define SCP_IRQ_GIPC_IN3 3
/* 4 */
#define SCP_IRQ_SPM 4
#define SCP_IRQ_AP_CIRQ 5
#define SCP_IRQ_EINT 6
#define SCP_IRQ_PMIC 7
/* 8 */
#define SCP_IRQ_UART0_TX 8
#define SCP_IRQ_UART1_TX 9
#define SCP_IRQ_I2C0 10
#define SCP_IRQ_I2C1_0 11
/* 12 */
#define SCP_IRQ_BUS_DBG_TRACKER 12
#define SCP_IRQ_CLK_CTRL 13
#define SCP_IRQ_VOW 14
#define SCP_IRQ_TIMER0 15
/* 16 */
#define SCP_IRQ_TIMER1 16
#define SCP_IRQ_TIMER2 17
#define SCP_IRQ_TIMER3 18
#define SCP_IRQ_TIMER4 19
/* 20 */
#define SCP_IRQ_TIMER5 20
#define SCP_IRQ_OS_TIMER 21
#define SCP_IRQ_UART0_RX 22
#define SCP_IRQ_UART1_RX 23
/* 24 */
#define SCP_IRQ_GDMA 24
#define SCP_IRQ_AUDIO 25
#define SCP_IRQ_MD_DSP 26
#define SCP_IRQ_ADSP 27
/* 28 */
#define SCP_IRQ_CPU_TICK 28
#define SCP_IRQ_SPI0 29
#define SCP_IRQ_SPI1 30
#define SCP_IRQ_SPI2 31
/* 32 */
#define SCP_IRQ_NEW_INFRA_SYS_CIRQ 32
#define SCP_IRQ_DBG 33
#define SCP_IRQ_GCE 34
#define SCP_IRQ_MDP_GCE 35
/* 36 */
#define SCP_IRQ_VDEC 36
#define SCP_IRQ_WDT 37
#define SCP_IRQ_VDEC_LAT 38
#define SCP_IRQ_VDEC1 39
/* 40 */
#define SCP_IRQ_VDEC1_LAT 40
#define SCP_IRQ_INFRA 41
#define SCP_IRQ_CLK_CTRL_CORE 42
#define SCP_IRQ_CLK_CTRL2_CORE 43
/* 44 */
#define SCP_IRQ_CLK_CTRL2 44
#define SCP_IRQ_GIPC_IN4 45 /* HALT */
#define SCP_IRQ_PERIBUS_TIMEOUT 46
#define SCP_IRQ_INFRABUS_TIMEOUT 47
/* 48 */
#define SCP_IRQ_MET0 48
#define SCP_IRQ_MET1 49
#define SCP_IRQ_MET2 50
#define SCP_IRQ_MET3 51
/* 52 */
#define SCP_IRQ_AP_WDT 52
#define SCP_IRQ_L2TCM_SEC_VIO 53
#define SCP_IRQ_VDEC_INT_LINE_CNT 54
#define SCP_IRQ_VOW_DATAIN 55
/* 56 */
#define SCP_IRQ_I3C0_IBI_WAKE 56
#define SCP_IRQ_I3C1_IBI_WAKE 57
#define SCP_IRQ_VENC 58
#define SCP_IRQ_APU_ENGINE 59
/* 60 */
#define SCP_IRQ_MBOX0 60
#define SCP_IRQ_MBOX1 61
#define SCP_IRQ_MBOX2 62
#define SCP_IRQ_MBOX3 63
/* 64 */
#define SCP_IRQ_MBOX4 64
#define SCP_IRQ_SYS_CLK_REQ 65
#define SCP_IRQ_BUS_REQ 66
#define SCP_IRQ_APSRC_REQ 67
/* 68 */
#define SCP_IRQ_APU_MBOX 68
#define SCP_IRQ_DEVAPC_SECURE_VIO 69
#define SCP_IRQ_APDMA0 70
#define SCP_IRQ_APDMA1 71
/* 72 */
#define SCP_IRQ_APDMA2 72
#define SCP_IRQ_APDMA3 73
#define SCP_IRQ_APDMA4 74
#define SCP_IRQ_APDMA5 75
/* 76 */
#define SCP_IRQ_HDMIRX_PM_DVI_SQH 76
#define SCP_IRQ_HDMIRX_RESERVED 77
#define SCP_IRQ_NNA0_0 78
#define SCP_IRQ_NNA0_1 79
/* 80 */
#define SCP_IRQ_NNA0_2 80
#define SCP_IRQ_NNA1_0 81
#define SCP_IRQ_NNA1_1 82
#define SCP_IRQ_NNA1_2 83
/* 84 */
#define SCP_IRQ_JPEGENC 84
#define SCP_IRQ_JPEGDEC 85
#define SCP_IRQ_JPEGDEC_C2 86
#define SCP_IRQ_VENC_C1 87
/* 88 */
#define SCP_IRQ_JPEGENC_C1 88
#define SCP_IRQ_JPEGDEC_C1 89
#define SCP_IRQ_HDMITX 90
#define SCP_IRQ_HDMI2 91
/* 92 */
#define SCP_IRQ_EARC 92
#define SCP_IRQ_CEC 93
#define SCP_IRQ_HDMI_DEV_DET 94
#define SCP_IRQ_HDMIRX_OUT_ARM_PHY 95
/* 96 */
#define SCP_IRQ_I2C2 96
#define SCP_IRQ_I2C3 97
#define SCP_IRQ_I3C2_IBI_WAKE 98
#define SCP_IRQ_I3C3_IBI_WAKE 99
/* 100 */
#define SCP_IRQ_SYS_I2C_0 100
#define SCP_IRQ_SYS_I2C_1 101
#define SCP_IRQ_SYS_I2C_2 102
#define SCP_IRQ_SYS_I2C_3 103
/* 104 */
#define SCP_IRQ_SYS_I2C_4 104
#define SCP_IRQ_SYS_I2C_5 105
#define SCP_IRQ_SYS_I2C_6 106
#define SCP_IRQ_SYS_I2C_7 107
/* 108 */
#define SCP_IRQ_DISP2ADSP_0 108
#define SCP_IRQ_DISP2ADSP_1 109
#define SCP_IRQ_DISP2ADSP_2 110
#define SCP_IRQ_DISP2ADSP_3 111
/* 112 */
#define SCP_IRQ_DISP2ADSP_4 112
#define SCP_IRQ_VDO1_DISP_MON2ADSP_0 113
#define SCP_IRQ_VDO1_DISP_MON2ADSP_1 114
#define SCP_IRQ_VDO1_DISP_MON2ADSP_2 115
/* 116 */
#define SCP_IRQ_GCE1_SECURE 116
#define SCP_IRQ_GCE_SECURE 117

#endif /* __CROS_EC_INTC_H */