blob: 5aa42ae065374db52defe5ae3117358e33549e73 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
/* Copyright 2017 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#ifndef __CROS_EC_CONFIG_CHIP_NPCX7_H
#define __CROS_EC_CONFIG_CHIP_NPCX7_H
/*
* NPCX7 Series Device-Specific Information
* Ex. NPCX7(M)(N)(G/K/F)(B/C)
* @param M: 8: 128-pins package, 9: 144-pins package
* @param N: 5: 128KB RAM Size, 6: 256KB RAM Size, 7: 384KB RAM Size
* @param G/K/F/W: Google EC depends on specific features.
* @param B/C: (Optional) Chip generation in the same series.
*/
/*****************************************************************************/
/* Hardware features */
/* The optional hardware features depend on chip variant */
#if defined(CHIP_VARIANT_NPCX7M6F) || defined(CHIP_VARIANT_NPCX7M6FB) || \
defined(CHIP_VARIANT_NPCX7M6FC) || defined(CHIP_VARIANT_NPCX7M7FC) || \
defined(CHIP_VARIANT_NPCX7M7WB) || defined(CHIP_VARIANT_NPCX7M7WC)
#define NPCX_INT_FLASH_SUPPORT /* Internal flash support */
#define NPCX_PSL_MODE_SUPPORT /* Power switch logic mode for ultra-low power */
#define NPCX_EXT32K_OSC_SUPPORT /* External 32KHz crytal osc. input support */
#endif
#if defined(CHIP_VARIANT_NPCX7M6FB) || defined(CHIP_VARIANT_NPCX7M6FC) || \
defined(CHIP_VARIANT_NPCX7M7FC) || defined(CHIP_VARIANT_NPCX7M7WB) || \
defined(CHIP_VARIANT_NPCX7M7WC)
#define NPCX_UART_FIFO_SUPPORT
/* Number of UART modules. */
#define NPCX_SECOND_UART
#define UART_MODULE_COUNT 2
#else
#define UART_MODULE_COUNT 1
#endif
#if defined(CHIP_VARIANT_NPCX7M7WB) || defined(CHIP_VARIANT_NPCX7M7WC)
#define NPCX_WOV_SUPPORT /* Audio front-end for Wake-on-Voice support */
#endif
/*
* Number of I2C controllers. Controller 4/5/6 has 2 ports, so the chip has
* three additional ports.
*/
#define CONFIG_I2C_MULTI_PORT_CONTROLLER
/* Number of I2C controllers */
#define I2C_CONTROLLER_COUNT 8
/* Number of I2C ports */
#ifdef NPCX_PSL_MODE_SUPPORT
#define I2C_PORT_COUNT 10
#else
#define I2C_PORT_COUNT 11
#endif
#define NPCX_I2C_FIFO_SUPPORT
/* Use SHI module version 2 supported by npcx7 family */
#define NPCX_SHI_V2
/*****************************************************************************/
/* Memory mapping */
#define NPCX_BTRAM_SIZE 0x800 /* 2KB data ram used by booter. */
#define NPCX_RAM_SIZE (CONFIG_DATA_RAM_SIZE + NPCX_PROGRAM_MEMORY_SIZE)
#if defined(CHIP_VARIANT_NPCX7M6F) || defined(CHIP_VARIANT_NPCX7M6FB) || \
defined(CHIP_VARIANT_NPCX7M6FC) || defined(CHIP_VARIANT_NPCX7M6G)
/* 192KB RAM for FW code */
# define NPCX_PROGRAM_MEMORY_SIZE (192 * 1024)
/* program memory base address for Code RAM (0x100C0000 - 192KB) */
# define CONFIG_PROGRAM_MEMORY_BASE 0x10090000
# define CONFIG_RAM_BASE 0x200C0000 /* memory address of data ram */
/* 62 KB data RAM + 2 KB BT RAM size */
# define CONFIG_DATA_RAM_SIZE 0x00010000
#elif defined(CHIP_VARIANT_NPCX7M7WB)
/* 256KB RAM for FW code */
# define NPCX_PROGRAM_MEMORY_SIZE (256 * 1024)
/* program memory base address for Code RAM (0x100B0000 - 256KB) */
# define CONFIG_PROGRAM_MEMORY_BASE 0x10070000
# define CONFIG_RAM_BASE 0x200B0000 /* memory address of data ram */
/* 126 KB data RAM + 2 KB BT RAM size */
# define CONFIG_DATA_RAM_SIZE 0x00020000
#elif defined(CHIP_VARIANT_NPCX7M7FC) || defined(CHIP_VARIANT_NPCX7M7WC)
/*
* In npcx797wc and npcx797fc, the code RAM size is limited by the
* internal flash size (i.e. 512 KB/2=256 KB.) The driver has to
* re-organize the memory to:
* 1. the overall memory (RAM) layout is re-organized against the
* datasheet:
* In datasheet: 320 KB code RAM + 64 KB data RAM
* After re-organization: 256 KB code RAM + 128 KB data RAM.
* 2. 256KB program RAM, but only 512K of Flash (vs 1M for the
* -WB). After the boot header is added, a 256K image would be
* too large to fit in either RO or RW sections of Flash (each
* of which is half of it). Because other code assumes that
* image size is a multiple of Flash erase granularity, we
* sacrifice a whole sector.
*/
# define NPCX_PROGRAM_MEMORY_SIZE (256 * 1024 - 0x1000)
/* program memory base address for Code RAM (0x100B0000 - 256KB) */
# define CONFIG_PROGRAM_MEMORY_BASE 0x10070000
# define CONFIG_RAM_BASE 0x200B0000 /* memory address of data ram */
/* 126 KB data RAM + 2 KB BT RAM size */
# define CONFIG_DATA_RAM_SIZE 0x00020000
/* Override default NPCX_RAM_SIZE because we're excluding a block. */
# undef NPCX_RAM_SIZE
# define NPCX_RAM_SIZE (CONFIG_DATA_RAM_SIZE + \
NPCX_PROGRAM_MEMORY_SIZE + 0x1000)
#else
# error "Unsupported chip variant"
#endif
#define CONFIG_RAM_SIZE (CONFIG_DATA_RAM_SIZE - NPCX_BTRAM_SIZE)
/* no low power ram in npcx7 series */
#endif /* __CROS_EC_CONFIG_CHIP_NPCX7_H */
|
