blob: 413653e4d7ae8dcb474fcdf7b9a693df4d20466f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/* Copyright 2012 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* STM32-specific ADC module for Chrome EC */
#ifndef __CROS_EC_ADC_CHIP_H
#define __CROS_EC_ADC_CHIP_H
#include "stdint.h"
enum stm32_adc_smpr {
STM32_ADC_SMPR_DEFAULT = 0,
STM32_ADC_SMPR_1_5_CY,
STM32_ADC_SMPR_7_5_CY,
STM32_ADC_SMPR_13_5_CY,
STM32_ADC_SMPR_28_5_CY,
STM32_ADC_SMPR_41_5_CY,
STM32_ADC_SMPR_55_5_CY,
STM32_ADC_SMPR_71_5_CY,
STM32_ADC_SMPR_239_5_CY,
STM32_ADC_SMPR_COUNT,
};
/* Data structure to define ADC channels. */
struct adc_t {
const char *name;
int factor_mul;
int factor_div;
int shift;
int channel;
#ifdef CHIP_FAMILY_STM32F0
enum stm32_adc_smpr sample_rate; /* Sampling Rate of the channel */
#endif
};
/*
* Boards must provide this list of ADC channel definitions. This must match
* the enum adc_channel list provided by the board. Also, for STM32F0, this
* must be ordered by AIN ID.
*/
extern const struct adc_t adc_channels[];
/* Disable ADC module when we don't need it anymore. */
void adc_disable(void);
/* Minimum and maximum values returned by adc_read_channel(). */
#define ADC_READ_MIN 0
#define ADC_READ_MAX 4095
/* Just plain id mapping for code readability */
#define STM32_AIN(x) (x)
#endif /* __CROS_EC_ADC_CHIP_H */
|