blob: 2c4efcc6dffc0b5af2ab56a2aa0fb993c6782558 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
/* Copyright 2013 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Memory mapping */
#define CONFIG_FLASH_SIZE_BYTES 0x00020000
#define CONFIG_FLASH_BANK_SIZE 0x1000
#define CONFIG_FLASH_ERASE_SIZE 0x0100 /* erase bank size */
/*
* TODO(crosbug.com/p/23805): Technically we can write in word-mode (4 bytes at
* a time), but that's really slow, and older host interfaces which can't ask
* about the ideal size would then end up writing in that mode instead of the
* faster page mode. So lie about the write size for now. Once all software
* (flashrom, u-boot, ectool) which cares has been updated to know about ver.1
* of EC_CMD_GET_FLASH_INFO, we can remove this workaround.
*/
#define CONFIG_FLASH_WRITE_SIZE 0x0080
/* Ideal write size in page-mode */
#define CONFIG_FLASH_WRITE_IDEAL_SIZE 0x0080
#define CONFIG_RAM_BASE 0x20000000
#define CONFIG_RAM_SIZE 0x00002800
/* Number of IRQ vectors on the NVIC */
#define CONFIG_IRQ_COUNT 45
/* Flash erases to 0, not 1 */
#define CONFIG_FLASH_ERASED_VALUE32 0
/* Use DMA for UART receive */
#define CONFIG_UART_RX_DMA
/* Fake hibernate mode */
#define CONFIG_STM32L_FAKE_HIBERNATE
/* USB packet ram config */
#define CONFIG_USB_RAM_BASE 0x40006000
#define CONFIG_USB_RAM_SIZE 512
#define CONFIG_USB_RAM_ACCESS_TYPE uint32_t
#define CONFIG_USB_RAM_ACCESS_SIZE 4
|
