blob: 1fd84b2f437f4d9c5fdaa9f6042146c3711abdcc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/* Copyright (c) 2012 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Watchdog driver */
#include "board.h"
#include "common.h"
#include "config.h"
#include "registers.h"
#include "gpio.h"
#include "task.h"
#include "timer.h"
#include "util.h"
#include "watchdog.h"
/* LSI oscillator frequency is typically 38 kHz
* but might vary from 28 to 56kHz.
* So let's pick 56kHz to ensure we reload
* early enough.
*/
#define LSI_CLOCK 56000
/* Prescaler divider = /256 */
#define IWDG_PRESCALER 6
#define IWDG_PRESCALER_DIV (1 << ((IWDG_PRESCALER) + 2))
void watchdog_reload(void)
{
/* Reload the watchdog */
STM32_IWDG_KR = 0xaaaa;
}
/**
* Chcek if a watchdog interrupt needs to be reported.
*
* If so, this function should call watchdog_trace()
*
* @param excep_lr Value of lr to indicate caller return
* @param excep_sp Value of sp to indicate caller task id
*/
void watchdog_check(uint32_t excep_lr, uint32_t excep_sp)
{
/* This is not actually called for now, since we reset instead */
}
void IRQ_HANDLER(STM32_IRQ_WWDG)(void) __attribute__((naked));
void IRQ_HANDLER(STM32_IRQ_WWDG)(void)
{
/* Naked call so we can extract raw LR and SP */
asm volatile("mov r0, lr\n"
"mov r1, sp\n"
/* Must push registers in pairs to keep 64-bit aligned
* stack for ARM EABI. This also conveninently saves
* R0=LR so we can pass it to task_resched_if_needed. */
"push {r0, lr}\n"
"bl watchdog_check\n"
"pop {r0, lr}\n"
"b task_resched_if_needed\n");
}
const struct irq_priority IRQ_BUILD_NAME(prio_, STM32_IRQ_WWDG, )
__attribute__((section(".rodata.irqprio")))
= {STM32_IRQ_WWDG, 0}; /* put the watchdog at the highest
priority */
int watchdog_init(void)
{
uint32_t watchdog_period;
/* set the time-out period */
watchdog_period = WATCHDOG_PERIOD_MS *
(LSI_CLOCK / IWDG_PRESCALER_DIV) / 1000;
/* Unlock watchdog registers */
STM32_IWDG_KR = 0x5555;
/* Set the prescaler between the LSI clock and the watchdog counter */
STM32_IWDG_PR = IWDG_PRESCALER & 7;
/* Set the reload value of the watchdog counter */
STM32_IWDG_RLR = watchdog_period & 0x7FF ;
/* Start the watchdog (and re-lock registers) */
STM32_IWDG_KR = 0xcccc;
return EC_SUCCESS;
}
|
