blob: 5dd44b0a663eed3310c0947eb16df0f282a79344 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/* Copyright (c) 2016 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#ifndef __CROS_EC_TASK_DEFS_H
#define __CROS_EC_TASK_DEFS_H
#define FPU_CTX_SZ 108 /* 28 bytes header + 80 bytes registers */
#define FPU_CTX_OFFSET 20 /* offsetof(task_, fp_ctx) */
#ifndef __ASSEMBLER__
typedef union {
struct {
/*
* Note that sp must be the first element in the task struct
* for __switchto() to work.
*/
uint32_t sp; /* Saved stack pointer for context switch */
uint32_t events; /* Bitmaps of received events */
uint64_t runtime; /* Time spent in task */
uint32_t *stack; /* Start of stack */
#ifdef CONFIG_FPU
uint8_t fp_ctx[FPU_CTX_SZ]; /* x87 FPU context */
#endif
};
} task_;
int __task_start(void);
void __switchto(void);
/* Only the IF bit is set so tasks start with interrupts enabled. */
#define INITIAL_EFLAGS (0x200UL)
/* LAPIC ICR bit fields
* 7:0 - vector
* 10:8 - Delivery mode (0 = fixed)
* 11 - Destination mode (0 = physical)
* 12 - Delivery status (0 = Idle)
* 14 - Level (1 = assert)
* 15 - Trigger mode (0 = edge)
* 20:18 - Destination (1 = self)
*/
#define LAPIC_ICR_BITS 0x44000
#endif /* __ASSEMBLER__ */
#endif /* __CROS_EC_TASK_DEFS_H */
|
