summaryrefslogtreecommitdiff
path: root/core/nds32/cpu.c
blob: e4dc5db94c1feb96c05f9037d9c6699eca9ab5f9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
/* Copyright (c) 2013 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 *
 * Set up the N8 core
 */

#include "cpu.h"

void cpu_init(void)
{
	/* DLM initialization is done in init.S */
}

/**
 * Count leading zeros
 *
 * @param x non null integer.
 * @return the number of leading 0-bits in x,
 * starting at the most significant bit position.
 *
 * The Andestar v3m architecture has no CLZ instruction (contrary to v3),
 * so let's use the software implementation.
 */
int __clzsi2(int x)
{
	int r = 0;

	if (!x)
		return 32;
	if (!(x & 0xffff0000u)) {
		x <<= 16;
		r += 16;
	}
	if (!(x & 0xff000000u)) {
		x <<= 8;
		r += 8;
	}
	if (!(x & 0xf0000000u)) {
		x <<= 4;
		r += 4;
	}
	if (!(x & 0xc0000000u)) {
		x <<= 2;
		r += 2;
	}
	if (!(x & 0x80000000u)) {
		x <<= 1;
		r += 1;
	}
	return r;
}