blob: 127af4e0b5c8e7adc363183b52378ed7c4d1d97a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
|
/* Copyright 2016 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*
* Author : Analogix Semiconductor.
*/
/* USB Power delivery port management */
#ifndef __CROS_EC_USB_PD_TCPM_ANX74XX_H
#define __CROS_EC_USB_PD_TCPM_ANX74XX_H
#define ANX74XX_REG_IRQ_POL_LOW 0x00
#define ANX74XX_REG_IRQ_POL_HIGH 0x02
#define ANX74XX_REG_VENDOR_ID_L 0x00
#define ANX74XX_REG_VENDOR_ID_H 0x01
#define ANX74XX_VENDOR_ID 0xAAAA
/* ANX F/W version：0x50:0x44 which contains otp firmware version */
#define ANX74XX_REG_FW_VERSION 0x44
#define ANX74XX_REG_IRQ_STATUS 0x53
#define ANX74XX_REG_INTP_VCONN_CTRL 0x33
#define ANX74XX_REG_VCONN_DISABLE 0x0f
#define ANX74XX_REG_VCONN_1_ENABLE (1 << 4)
#define ANX74XX_REG_VCONN_2_ENABLE (1 << 5)
#define ANX74XX_STANDBY_MODE (0)
#define ANX74XX_NORMAL_MODE (1)
#define ANX74XX_REG_TX_CTRL_1 0x81
#define ANX74XX_REG_TX_HARD_RESET_REQ (1 << 1)
#define ANX74XX_REG_TX_CABLE_RESET_REQ (1 << 2)
#define ANX74XX_REG_TX_CTRL_2 0x82
#define ANX74XX_REG_TX_WR_FIFO 0x83
#define ANX74XX_REG_TX_FIFO_CTRL 0x9a
#define ANX74XX_REG_TX_HEADER_L 0x2c
#define ANX74XX_REG_TX_HEADER_H 0x2d
#define ANX74XX_REG_TX_START_ADDR_0 0x6d
#define ANX74XX_REG_TX_START_ADDR_1 0xd0
#define ANX74XX_REG_CTRL_COMMAND 0xdb
#define ANX74XX_REG_TX_SEND_DATA_REQ (1 << 0)
#define ANX74XX_REG_TX_HARD_RST_REQ (1 << 1)
#define ANX74XX_REG_TX_BIST_CTRL 0x9D
#define ANX74XX_REG_TX_BIST_MODE (1 << 4)
#define ANX74XX_REG_TX_BIST_STOP (1 << 3)
#define ANX74XX_REG_TX_BIXT_FOREVER (1 << 2)
#define ANX74XX_REG_TX_BIST_ENABLE (1 << 1)
#define ANX74XX_REG_TX_BIST_START (1 << 0)
#define ANX74XX_REG_PD_HEADER 0x69
#define ANX74XX_REG_PD_RX_DATA_OBJ 0x11
#define ANX74XX_REG_PD_RX_DATA_OBJ_M 0x4d
#define ANX74XX_REG_ANALOG_STATUS 0x40
#define ANX74XX_REG_VBUS_STATUS (1 << 4)
#define ANX74XX_REG_CC_PULL_RD 0xfd
#define ANX74XX_REG_CC_PULL_RP 0x02
#define ANX74XX_REG_TX_AUTO_GOODCRC_2 0x94
#define ANX74XX_REG_REPLY_SOP_EN (1 << 3)
#define ANX74XX_REG_REPLY_SOP_1_EN (1 << 4)
#define ANX74XX_REG_REPLY_SOP_2_EN (1 << 5)
#define ANX74XX_REG_TX_AUTO_GOODCRC_1 0x9c
#define ANX74XX_REG_SPEC_REV_BIT_POS (3)
#define ANX74XX_REG_DATA_ROLE_BIT_POS (2)
#define ANX74XX_REG_PWR_ROLE_BIT_POS (1)
#define ANX74XX_REG_AUTO_GOODCRC_EN (1 << 0)
#define ANX74XX_REG_AUTO_GOODCRC_SET(drole, prole) \
((PD_REV20 << ANX74XX_REG_SPEC_REV_BIT_POS) | \
((drole) << ANX74XX_REG_DATA_ROLE_BIT_POS) | \
((prole) << ANX74XX_REG_PWR_ROLE_BIT_POS) | \
ANX74XX_REG_AUTO_GOODCRC_EN)
#define ANX74XX_REG_ANALOG_CTRL_0 0x41
#define ANX74XX_REG_R_PIN_CABLE_DET (1 << 7)
#define ANX74XX_REG_ANALOG_CTRL_1 0x42
#define ANX74XX_REG_ANALOG_CTRL_5 0x46
#define ANX74XX_REG_ANALOG_CTRL_6 0x47
#define ANX74XX_REG_CC_PULL_RP_36K 0x00
#define ANX74XX_REG_CC_PULL_RP_12K 0x01
#define ANX74XX_REG_CC_PULL_RP_4K 0x02
#define ANX74XX_REG_R_SWITCH_CC_CLR 0x0f
#define ANX74XX_REG_R_SWITCH_CC2_SET 0x10
#define ANX74XX_REG_R_SWITCH_CC1_SET 0x20
#define ANX74XX_REG_AUX_SWAP_SET_CC1 0x30
#define ANX74XX_REG_AUX_SWAP_SET_CC2 0xc0
#define ANX74XX_REG_ANALOG_CTRL_11 0x4c
#define ANX74XX_REG_ANALOG_CTRL_12 0x4d
#define ANX74XX_REG_MUX_DP_MODE_ACE_CC1 0x49
#define ANX74XX_REG_MUX_DP_MODE_ACE_CC2 0x86
#define ANX74XX_REG_MUX_DP_MODE_BDF_CC1 0x61
#define ANX74XX_REG_MUX_DP_MODE_BDF_CC2 0x92
#define ANX74XX_REG_MUX_ML2_B (1 << 4)
#define ANX74XX_REG_MUX_ML2_A (1 << 5)
#define ANX74XX_REG_MUX_SSTX_B (1 << 6)
#define ANX74XX_REG_MUX_SSTX_A (1 << 7)
#define ANX74XX_REG_CC_SOFTWARE_CTRL 0x4a
#define ANX74XX_REG_CC_SW_CTRL_ENABLE 0x01
#define ANX74XX_REG_TX_MODE_ENABLE 0x04
#define ANX74XX_REG_SELECT_CC1 0x02
#define ANX74XX_REG_GPIO_CTRL_4_5 0x3f
#define ANX74XX_REG_VBUS_OP_ENABLE 0x04
#define ANX74XX_REG_VBUS_GPIO_MODE 0xfe
#define ANX74XX_REG_IRQ_EXT_MASK_1 0x3b
#define ANX74XX_REG_IRQ_EXT_MASK_2 0x3c
#define ANX74XX_REG_IRQ_EXT_SOURCE_1 0x3e
#define ANX74XX_REG_IRQ_EXT_SOURCE_2 0x4e
#define ANX74XX_REG_EXT_HARD_RST (1 << 2)
#define ANX74XX_REG_IRQ_EXT_SOURCE_3 0x4f
#define ANX74XX_REG_CLEAR_SOFT_IRQ (1 << 2)
#define ANX74XX_REG_IRQ_SOURCE_RECV_MSG 0x6b
#define ANX74XX_REG_IRQ_CC_MSG_INT (1 << 0)
#define ANX74XX_REG_IRQ_CC_STATUS_INT (1 << 1)
#define ANX74XX_REG_IRQ_GOOD_CRC_INT (1 << 2)
#define ANX74XX_REG_IRQ_TX_FAIL_INT (1 << 3)
#define ANX74XX_REG_IRQ_SOURCE_RECV_MSG_MASK 0x6c
#define ANX74XX_REG_CLEAR_SET_BITS 0xff
#define ANX74XX_REG_ALERT_HARD_RST_RECV (1 << 6)
#define ANX74XX_REG_ALERT_MSG_RECV (1 << 5)
#define ANX74XX_REG_ALERT_TX_MSG_ERROR (1 << 4)
#define ANX74XX_REG_ALERT_TX_ACK_RECV (1 << 3)
#define ANX74XX_REG_ALERT_TX_CABLE_RESETOK (1 << 2)
#define ANX74XX_REG_ALERT_TX_HARD_RESETOK (1 << 1)
#define ANX74XX_REG_ALERT_CC_CHANGE (1 << 0)
#define ANX74XX_REG_ANALOG_CTRL_2 0x43
#define ANX74XX_REG_MODE_TRANS 0x01
#define ANX74XX_REG_SET_VBUS 0x20
#define ANX74XX_REG_ANALOG_CTRL_7 0x48
#define ANX74XX_REG_STATUS_CC_RD 0x01
#define ANX74XX_REG_STATUS_CC_RA 0x03
#define ANX74XX_REG_STATUS_CC1(reg) ((reg & 0x0C) >> 2)
#define ANX74XX_REG_STATUS_CC2(reg) ((reg & 0x03) >> 0)
#define ANX74XX_REG_HPD_CONTROL 0xfd
#define ANX74XX_REG_HPD_CTRL_0 0x36
#define ANX74XX_REG_DISCHARGE_CTRL 0x80
#define ANX74XX_REG_HPD_OP_MODE 0x08
#define ANX74XX_REG_HPD_DEFAULT 0x00
#define ANX74XX_REG_HPD_OUT_DATA 0x10
#define ANX74XX_REG_RECVD_MSG_INT 0x98
#define ANX74XX_REG_CC_STATUS 0x99
#define ANX74XX_REG_CTRL_FW 0x2E
#define CLEAR_RX_BUFFER (1)
#define ANX74XX_REG_POWER_DOWN_CTRL 0x0d
#define ANX74XX_REG_STATUS_CC1_VRD_USB (1 << 7)
#define ANX74XX_REG_STATUS_CC1_VRD_1P5 (1 << 6)
#define ANX74XX_REG_STATUS_CC1_VRD_3P0 (1 << 5)
#define ANX74XX_REG_STATUS_CC2_VRD_USB (1 << 4)
#define ANX74XX_REG_STATUS_CC2_VRD_1P5 (1 << 3)
#define ANX74XX_REG_STATUS_CC2_VRD_3P0 (1 << 2)
/* defined in the inter-bock Spec: 4.2.10 CC Detect Status */
#define ANX74XX_REG_CC_STATUS_MASK 0xf
#define BIT_VALUE_OF_SRC_CC_RD 0x01
#define BIT_VALUE_OF_SRC_CC_RA 0x02
#define BIT_VALUE_OF_SNK_CC_DEFAULT 0x04
#define BIT_VALUE_OF_SNK_CC_1_P_5 0x08
#define BIT_VALUE_OF_SNK_CC_3_P_0 0x0C
extern const struct tcpm_drv anx74xx_tcpm_drv;
extern const struct usb_mux_driver anx74xx_tcpm_usb_mux_driver;
void anx74xx_tcpc_set_vbus(int port, int enable);
void anx74xx_tcpc_update_hpd_status(int port, int hpd_lvl, int hpd_irq);
void anx74xx_tcpc_clear_hpd_status(int port);
int anx74xx_tcpc_get_fw_version(int port, int *version);
void anx74xx_handle_power_mode(int port, int mode);
#ifdef CONFIG_CMD_I2C_STRESS_TEST_TCPC
extern struct i2c_stress_test_dev anx74xx_i2c_stress_test_dev;
#endif
#endif /* __CROS_EC_USB_PD_TCPM_ANX74XX_H */
|
