1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
|
/* Copyright 2020 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Type-C port manager for Fairchild's FUSB307 */
#include "console.h"
#include "fusb307.h"
#include "hooks.h"
#include "task.h"
#include "tcpm/tcpci.h"
#include "tcpm/tcpm.h"
#include "timer.h"
#include "util.h"
#define CPRINTF(format, args...) cprintf(CC_USBPD, format, ## args)
#define CPRINTS(format, args...) cprints(CC_USBPD, format, ## args)
int fusb307_power_supply_reset(int port)
{
return tcpc_write(port, TCPC_REG_COMMAND, 0x66);
}
static int fusb307_tcpm_init(int port)
{
int rv;
rv = tcpci_tcpm_init(port);
rv = tcpci_set_role_ctrl(port, TYPEC_DRP, TYPEC_RP_USB, TYPEC_CC_RD);
pd_set_dual_role(port, PD_DRP_TOGGLE_ON);
return rv;
}
int fusb307_tcpm_set_polarity(int port, enum tcpc_cc_polarity polarity)
{
int rv;
enum tcpc_cc_voltage_status cc1, cc2;
rv = tcpci_tcpm_set_polarity(port, polarity);
tcpm_get_cc(port, &cc1, &cc2);
if (cc1) {
if (pd_get_power_role(port) == PD_ROLE_SINK) {
int role = TCPC_REG_ROLE_CTRL_SET(0,
tcpci_get_cached_rp(port), TYPEC_CC_RD, TYPEC_CC_OPEN);
tcpc_write(port, TCPC_REG_ROLE_CTRL, role);
} else {
int role = TCPC_REG_ROLE_CTRL_SET(0,
tcpci_get_cached_rp(port), TYPEC_CC_RP, TYPEC_CC_OPEN);
tcpc_write(port, TCPC_REG_ROLE_CTRL, role);
}
} else if (cc2) {
if (pd_get_power_role(port) == PD_ROLE_SINK) {
int role = TCPC_REG_ROLE_CTRL_SET(0,
tcpci_get_cached_rp(port), TYPEC_CC_OPEN, TYPEC_CC_RD);
tcpc_write(port, TCPC_REG_ROLE_CTRL, role);
} else {
int role = TCPC_REG_ROLE_CTRL_SET(0,
tcpci_get_cached_rp(port), TYPEC_CC_OPEN, TYPEC_CC_RP);
tcpc_write(port, TCPC_REG_ROLE_CTRL, role);
}
} else {
if (pd_get_power_role(port) == PD_ROLE_SINK)
tcpci_tcpm_set_cc(port, TYPEC_CC_RD);
else
tcpci_tcpm_set_cc(port, TYPEC_CC_RP);
}
return rv;
}
const struct tcpm_drv fusb307_tcpm_drv = {
.init = &fusb307_tcpm_init,
.release = &tcpci_tcpm_release,
.get_cc = &tcpci_tcpm_get_cc,
#ifdef CONFIG_USB_PD_VBUS_DETECT_TCPC
.check_vbus_level = &tcpci_tcpm_check_vbus_level,
#endif
.select_rp_value = &tcpci_tcpm_select_rp_value,
.set_cc = &tcpci_tcpm_set_cc,
.set_polarity = &fusb307_tcpm_set_polarity,
.set_vconn = &tcpci_tcpm_set_vconn,
.set_msg_header = &tcpci_tcpm_set_msg_header,
.set_rx_enable = &tcpci_tcpm_set_rx_enable,
.get_message_raw = &tcpci_tcpm_get_message_raw,
.transmit = &tcpci_tcpm_transmit,
.tcpc_alert = &tcpci_tcpc_alert,
.tcpc_enable_auto_discharge_disconnect =
&tcpci_tcpc_enable_auto_discharge_disconnect,
.get_chip_info = &tcpci_get_chip_info,
#if defined(CONFIG_USB_PD_DUAL_ROLE_AUTO_TOGGLE)
.drp_toggle = &tcpci_tcpc_drp_toggle,
#endif
.set_bist_test_mode = &tcpci_set_bist_test_mode,
};
|
