summaryrefslogtreecommitdiff
path: root/driver/usb_mux/ps8743.h
blob: e34d4f93e47b23be3e126fa13fb97b4693af71e0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
/* Copyright 2020 The ChromiumOS Authors
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 *
 * Parade PS8743 USB Type-C Redriving Switch for USB Host / DisplayPort.
 */

#ifndef __CROS_EC_PS8743_H
#define __CROS_EC_PS8743_H

#include "usb_mux.h"
#include "usb_mux/ps8743_public.h"

/* Status register for checking mux state */
#define PS8743_REG_STATUS 0x09
#define PS8743_STATUS_POLARITY_INVERTED BIT(2)
#define PS8743_STATUS_USB_ENABLED BIT(3)
#define PS8743_STATUS_DP_ENABLED BIT(4)
#define PS8743_STATUS_HPD_ASSERTED BIT(7)

/* Chip ID / revision registers and expected fused values */
#define PS8743_REG_REVISION_ID1 0xf0
#define PS8743_REG_REVISION_ID2 0xf1
#define PS8743_REG_CHIP_ID1 0xf2
#define PS8743_REG_CHIP_ID2 0xf3
#define PS8743_REVISION_ID1_0 0x00
#define PS8743_REVISION_ID1_1 0x01
#define PS8743_REVISION_ID2 0x0b
#define PS8743_CHIP_ID1 0x41
#define PS8743_CHIP_ID2 0x87

/* Misc register for checking DCI / SS pair mode status */
#define PS8743_MISC_DCI_SS_MODES 0x42
#define PS8743_SSTX_NORMAL_OPERATION_MODE BIT(4)
#define PS8743_SSTX_POWER_SAVING_MODE BIT(5)
#define PS8743_SSTX_SUSPEND_MODE BIT(6)

/* Misc resiger for checking HPD / DP / USB / FLIP mode status */
#define PS8743_MISC_HPD_DP_USB_FLIP 0x09
#define PS8743_USB_MODE_STATUS BIT(3)
#define PS8743_DP_MODE_STATUS BIT(4)

#endif /* __CROS_EC_PS8743_H */