summaryrefslogtreecommitdiff
path: root/include/clock.h
blob: 4eb8a5b065cfb60f141005aeeb6a3edc0e83d754 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
/* Copyright (c) 2012 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

/* Clocks and power management settings */

#ifndef __CROS_EC_CLOCK_H
#define __CROS_EC_CLOCK_H

#include "common.h"

/**
 * Set the CPU clocks and PLLs.
 */
int clock_init(void);

/**
 * Return the current clock frequency in Hz.
 */
int clock_get_freq(void);

/**
 * Enable or disable the PLL.
 *
 * @param enable	Enable PLL if non-zero; disable if zero.
 * @param notify	Notify other modules of the PLL change.  This should
 *			be 1 unless you're briefly turning on the PLL to work
 *			around a chip errata at init time.
 */
int clock_enable_pll(int enable, int notify);

/**
 * Wait for a number of clock cycles.
 *
 * Simple busy waiting for use before clocks/timers are initialized.
 *
 * @param cycles	Number of cycles to wait.
 */
void clock_wait_cycles(uint32_t cycles);

/* Low power modes for idle API */

enum {
	SLEEP_MASK_AP_RUN = (1 << 0), /* the main CPU is running */
	SLEEP_MASK_UART   = (1 << 1), /* UART communication on-going */
	SLEEP_MASK_I2C    = (1 << 2), /* I2C master communication on-going */
	SLEEP_MASK_CHARGING = (1 << 3), /* Charging loop on-going */

	SLEEP_MASK_FORCE  = (1 << 31), /* Force disabling low power modes */
};

void enable_sleep(uint32_t mask);
void disable_sleep(uint32_t mask);

#endif  /* __CROS_EC_CLOCK_H */