blob: ed265917919cbd050541488f1bda4053872de22e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/* Copyright 2015 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/*
* This defines the interface functions for TPM SPI Hardware Protocol. The SPI
* master reads or writes between 1 and 64 bytes to a register designated by a
* 24-bit address. There is no provision for error reporting at this level.
*/
#ifndef __CROS_EC_TPM_REGISTERS_H
#define __CROS_EC_TPM_REGISTERS_H
#include <stdint.h>
#include "common.h"
/* The SPI master is writing data into a TPM register. */
void tpm_register_put(uint32_t regaddr,
const uint8_t *data, uint32_t data_size);
/* The SPI master is reading data from a TPM register. */
void tpm_register_get(uint32_t regaddr, uint8_t *dest, uint32_t data_size);
/* Get the current value of the burst size field of the status register. */
size_t tpm_get_burst_size(void);
/* Register a function to restart TPM communications layer. */
typedef void (*interface_restart_func)(void);
void tpm_register_interface(interface_restart_func interface_restart);
/*
* This requests the TPM task to reset itself.
*
* If wait_until_done is false, it returns EC_SUCCESS immediately. Otherwise it
* returns EC_SUCCESS after the reset has completed, or an error code on
* failure.
*
* If wipe_nvmem_first is true, the EC and AP will be forced off and TPM memory
* will be erased before the TPM task is reset.
*/
int tpm_reset_request(int wait_until_done, int wipe_nvmem_first);
/*
* Tell the TPM task to re-enable nvmem commits.
*
* NOTE: This function is NOT to be used freely, but only meant to be used in
* exceptional cases such as unlocking the console following a TPM wipe.
*/
void tpm_reinstate_nvmem_commits(void);
/*
* This structure describes the header of all commands and responses sent and
* received over TPM FIFO.
*
* Note that all fields are stored in the network (big endian) byte order.
*/
struct tpm_cmd_header {
uint16_t tag;
uint32_t size;
uint32_t command_code;
uint16_t subcommand_code; /* Not a standard field. */
} __packed;
/*
* The only TPM2 command we care about on the driver level, see
* crosbug.com/p/55667 for detals.
*/
#define TPM2_PCR_Read 0x0000017e
#define TPM2_Startup 0x00000144
#endif /* __CROS_EC_TPM_REGISTERS_H */
|
