blob: bfbf89538ccabaa230dc3f818bc6f1798e407d5a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/* Copyright 2016 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Intel X86 chipset power control module for Chrome EC */
#ifndef __CROS_EC_INTEL_X86_H
#define __CROS_EC_INTEL_X86_H
#include "power.h"
/**
* Handle RSMRST signal.
*
* @param state Current chipset state.
*/
void common_intel_x86_handle_rsmrst(enum power_state state);
/**
* Force chipset to G3 state.
*
* @return power_state New chipset state.
*/
enum power_state chipset_force_g3(void);
/**
* Handle power states.
*
* @param state Current chipset state.
* @return power_state New chipset state.
*/
enum power_state common_intel_x86_power_handle_state(enum power_state state);
/**
* Reset RTC
*/
void board_rtc_reset(void);
#endif /* __CROS_EC_INTEL_X86_H */
|