blob: 3c59d5405e6a3387f9244650f040f65980a3d109 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
# Copyright 2021 The Chromium OS Authors. All rights reserved.
# Use of this source code is governed by a BSD-style license that can be
# found in the LICENSE file.
#
# This file defines the correct defaults when using the NPCX7 series chipset
#
if SOC_SERIES_NPCX7
#
# NPCX796FB: 1024 KiB Flash, 192 KiB code RAM, 62 KiB data RAM
# NPCX796FC: 512 KiB Flash, 192 KiB code RAM, 62 KiB data RAM
# NPCX797FC: 512 KiB Flash, 320 KiB code RAM, 62 KiB data RAM
#
# Code RAM base for NPCX7 series
config CROS_EC_PROGRAM_MEMORY_BASE
default 0x10090000 if SOC_NPCX7M6FB || SOC_NPCX7M6FC
default 0x10070000 if SOC_NPCX7M7FC
config CROS_EC_RAM_BASE
default 0x200c0000
config CROS_EC_DATA_RAM_SIZE
default 0x00010000
config CROS_EC_RAM_SIZE
default 0x0000f800
config FLASH_SIZE
default 1024 if SOC_NPCX7M6FB
default 512 if SOC_NPCX7M6FC || SOC_NPCX7M7FC
config CROS_EC_RO_MEM_OFF
default 0x0
# NPCX796FB/NPCX796FC: Image size limited by code RAM size (192 KiB)
# NPCX797FC: Image size limited by 1/2 Flash size (256 KiB)
config CROS_EC_RO_SIZE
default 0x30000 if SOC_NPCX7M6FB || SOC_NPCX7M6FC
default 0x40000 if SOC_NPCX7M7FC
# RW firmware in program memory - Identical to RO, only one image loaded at a
# time.
config CROS_EC_RW_MEM_OFF
default 0x0
config CROS_EC_RW_SIZE
default 0x30000 if SOC_NPCX7M6FB || SOC_NPCX7M6FC
default 0x40000 if SOC_NPCX7M7FC
endif # SOC_SERIES_NPCX7
|
