blob: 9c807a732c0d0f111a2a201f9d52c53c92b169cf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
# Copyright 2021 The ChromiumOS Authors
# Use of this source code is governed by a BSD-style license that can be
# found in the LICENSE file.
#
# This file defines the correct defaults when using the NPCX9 series chipset
#
if SOC_SERIES_NPCX9
#
# NPCX993F: 512 KiB Flash, 256 KiB code RAM, 64 KiB data RAM
# NPCX996F: 512 KiB Flash, 192 KiB code RAM, 64 KiB data RAM
# NPCX997F: 1024 KiB Flash, 320 KiB code RAM, 64 KiB data RAM
#
# Code RAM base for NPCX9 series
config CROS_EC_PROGRAM_MEMORY_BASE
default 0x10080000 if SOC_NPCX9M3F
default 0x10090000 if SOC_NPCX9M6F
default 0x10070000 if SOC_NPCX9M7F
config CROS_EC_RAM_BASE
default 0x200c0000
config CROS_EC_DATA_RAM_SIZE
default 0x0000f800
config CROS_EC_RAM_SIZE
default 0x0000f800
config CROS_EC_RO_MEM_OFF
default 0x0
# NPCX993F: Image size limited by 1/2 Flash size (256 KiB) and
# code RAM size (256 KiB)
# NPCX996F: Image size limited by code RAM size (192 KiB)
# NPCX997F: Image size limited by code RAM size (320 KiB)
config CROS_EC_RO_SIZE
default 0x40000 if SOC_NPCX9M3F
default 0x30000 if SOC_NPCX9M6F
default 0x50000 if SOC_NPCX9M7F
config CROS_EC_RW_MEM_OFF
default 0x0
config CROS_EC_RW_SIZE
default 0x40000 if SOC_NPCX9M3F
default 0x30000 if SOC_NPCX9M6F
default 0x50000 if SOC_NPCX9M7F
endif # SOC_SERIES_NPCX9
|
