summaryrefslogtreecommitdiff
path: root/zephyr/app/ec/chip/arm/nuvoton_npcx/Kconfig.npcx
blob: e2490836d15956ffb4131694d929f4cdc455e143 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
# Copyright 2021 The Chromium OS Authors. All rights reserved.
# Use of this source code is governed by a BSD-style license that can be
# found in the LICENSE file.

#
# This file defines the default config values shared by all NPCX chipsets
#

if SOC_FAMILY_NPCX

# Enable NPCX firmware header generator
config NPCX_HEADER
	default y

config NPCX_HEADER_SPI_MAX_CLOCK
	default 50

config NPCX_HEADER_SPI_READ_MODE
	default "dual"

config NPCX_HEADER_CORE_CLOCK_SPI_CLOCK_RATIO
	default 2

# ADC
# The resolution and oversamplig values are fixed by the NPCX ADC driver
config PLATFORM_EC_ADC_RESOLUTION
	default 10

config PLATFORM_EC_ADC_OVERSAMPLING
	default 0

# Set the system clock to 15MHz.
config SYS_CLOCK_HW_CYCLES_PER_SEC
	default 15000000

if WATCHDOG

# Set the delay time for printing panic data.
# 1 cycle is about 32ms. 500ms is about 16 cycles.
config WDT_NPCX_DELAY_CYCLES
	default 16

endif # WATCHDOG

# The maximum supported time the NPCX can spend in deep-sleep with instant
# wake is 200 ms, so the hook tick interval is set to match.
config CROS_EC_HOOK_TICK_INTERVAL
	default 200000

endif # SOC_FAMILY_NPCX