summaryrefslogtreecommitdiff
path: root/zephyr/app/ec/chip/riscv/riscv-ite/Kconfig.it8xxx2
blob: dab9e6b8b21244c1b4a68ef8d15c8f025df45939 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
# Copyright 2021 The Chromium OS Authors. All rights reserved.
# Use of this source code is governed by a BSD-style license that can be
# found in the LICENSE file.

if SOC_FAMILY_RISCV_ITE

# Code RAM base for IT8XXX2
config CROS_EC_PROGRAM_MEMORY_BASE
	default 0x80000000

# The total RAM size of IT8xxx2 is 60 KB.
# The first 4KB block be always reserved for ram code functions,
# so the total available RAM size will be 56KB.
config CROS_EC_RAM_BASE
	default 0x80101000

config CROS_EC_DATA_RAM_SIZE
	default 0x0000e000

config CROS_EC_RAM_SIZE
	default 0x0000e000

# The 512KB flash space layout are as the below:
# - RO image starts at the beginning of flash.
# - RW image starts at the second half of flash.
config CROS_EC_RO_MEM_OFF
	default 0x0

config CROS_EC_RO_SIZE
	default 0x40000

config CROS_EC_RW_MEM_OFF
	default 0x40000

config CROS_EC_RW_SIZE
	default 0x40000

config FLASH_LOAD_OFFSET
	default CROS_EC_RW_MEM_OFF if CROS_EC_RW

endif # SOC_FAMILY_RISCV_ITE