blob: 8931f413e4011e79d2f26aa5e2dbe2be7858fa53 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
# Copyright 2020 The ChromiumOS Authors
# Use of this source code is governed by a BSD-style license that can be
# found in the LICENSE file.
menuconfig CROS_FLASH_NPCX
bool "Nuvoton NPCX flash driver for the Zephyr shim"
depends on SOC_FAMILY_NPCX
default y
select PLATFORM_EC_FLASH_CROS
select PLATFORM_EC_SPI_FLASH_REGS
help
This option enables a flash unit interface (FIU) driver for the NPCX
chip. This is used instead of the flash memory interface so we can
continue to use most of the existing flash memory processing code in
ECOS.
if CROS_FLASH_NPCX
config CROS_FLASH_NPCX_INIT_PRIORITY
int "Nuvoton NPCX flash driver priority for the Zephyr shim"
default 85
help
This sets the priority of the NPCX flash driver for zephyr shim.
This driver depends on the SPI controller and SPI NOR flash drivers.
Its priority must be lower than CONFIG_SPI_INIT_PRIORITY and
CONFIG_SPI_NOR_INIT_PRIORITY.
endif # CROS_FLASH_NPCX
config CROS_FLASH_IT8XXX2
bool "ITE IT81202 flash driver for the Zephyr shim"
depends on SOC_FAMILY_RISCV_ITE
default y
select PLATFORM_EC_FLASH_CROS
help
This option enables the flash driver for the it8xxx2 chip. We can
access the flash by read, write and erase. The it8xxx2 flash size
is 1M byte.
config CROS_FLASH_XEC
bool "Microchip XEC flash driver for the Zephyr shim"
depends on SOC_FAMILY_MEC
default y
select PLATFORM_EC_FLASH_CROS
select PLATFORM_EC_SPI_FLASH_REGS
help
This option enables the flash driver for the MEC172x chips. Flash
access is via the QSPI driver to one of three ports: internal 512KB
SPI flash in the MEC1727 or external shared or private ports on
MEC1723, etc.
if CROS_FLASH_XEC
config CROS_FLASH_XEC_INIT_PRIORITY
int "Microchip XEC flash driver priority for the Zephyr shim"
default 85
help
This sets the priority of the MCHP flash driver for zephyr shim.
This driver depends on the SPI controller and SPI NOR flash drivers.
Its priority must be lower than CONFIG_SPI_INIT_PRIORITY and
CONFIG_SPI_NOR_INIT_PRIORITY.
endif # CROS_FLASH_XEC
|