blob: 8d3b56878e0d05146c96a642f125c8b2d381acd3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
/* Copyright 2021 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/*
* @file
* @brief ITE it8xxx2 register structure definitions used by the Chrome OS EC.
*/
#ifndef _ITE_IT8XXX2_REG_DEF_CROS_H
#define _ITE_IT8XXX2_REG_DEF_CROS_H
/*
* KBS (Keyboard Scan) device registers
*/
struct kbs_reg {
/* 0x000: Keyboard Scan Out */
volatile uint8_t KBS_KSOL;
/* 0x001: Keyboard Scan Out */
volatile uint8_t KBS_KSOH1;
/* 0x002: Keyboard Scan Out Control */
volatile uint8_t KBS_KSOCTRL;
/* 0x003: Keyboard Scan Out */
volatile uint8_t KBS_KSOH2;
/* 0x004: Keyboard Scan In */
volatile uint8_t KBS_KSI;
/* 0x005: Keyboard Scan In Control */
volatile uint8_t KBS_KSICTRL;
/* 0x006: Keyboard Scan In [7:0] GPIO Control */
volatile uint8_t KBS_KSIGCTRL;
/* 0x007: Keyboard Scan In [7:0] GPIO Output Enable */
volatile uint8_t KBS_KSIGOEN;
/* 0x008: Keyboard Scan In [7:0] GPIO Data */
volatile uint8_t KBS_KSIGDAT;
/* 0x009: Keyboard Scan In [7:0] GPIO Data Mirror */
volatile uint8_t KBS_KSIGDMRR;
/* 0x00A: Keyboard Scan Out [15:8] GPIO Control */
volatile uint8_t KBS_KSOHGCTRL;
/* 0x00B: Keyboard Scan Out [15:8] GPIO Output Enable */
volatile uint8_t KBS_KSOHGOEN;
/* 0x00C: Keyboard Scan Out [15:8] GPIO Data Mirror */
volatile uint8_t KBS_KSOHGDMRR;
/* 0x00D: Keyboard Scan Out [7:0] GPIO Control */
volatile uint8_t KBS_KSOLGCTRL;
/* 0x00E: Keyboard Scan Out [7:0] GPIO Output Enable */
volatile uint8_t KBS_KSOLGOEN;
};
/* KBS register fields */
#define IT8XXX2_KBS_KSOPU BIT(2)
#define IT8XXX2_KBS_KSOOD BIT(0)
#define IT8XXX2_KBS_KSIPU BIT(2)
#define IT8XXX2_KBS_KSO2GCTRL BIT(2)
#define IT8XXX2_KBS_KSO2GOEN BIT(2)
/*
* ECPM (EC Clock and Power Management) device registers
*/
struct ecpm_reg {
/* 0x000: Reserved1 */
volatile uint8_t reserved1;
/* 0x001: Clock Gating Control 1 */
volatile uint8_t ECPM_CGCTRL1;
/* 0x002: Clock Gating Control 2 */
volatile uint8_t ECPM_CGCTRL2;
/* 0x003: PLL Control */
volatile uint8_t ECPM_PLLCTRL;
/* 0x004: Auto Clock Gating */
volatile uint8_t ECPM_AUTOCG;
/* 0x005: Clock Gating Control 3 */
volatile uint8_t ECPM_CGCTRL3;
/* 0x006: PLL Frequency */
volatile uint8_t ECPM_PLLFREQ;
/* 0x007: Reserved2 */
volatile uint8_t reserved2;
/* 0x008: PLL Clock Source Status */
volatile uint8_t ECPM_PLLCSS;
/* 0x009: Clock Gating Control 4 */
volatile uint8_t ECPM_CGCTRL4;
/* 0x00A: Reserved3 */
volatile uint8_t reserved3;
/* 0x00B: Reserved4 */
volatile uint8_t reserved4;
/* 0x00C: System Clock Divide Control 0 */
volatile uint8_t ECPM_SCDCR0;
/* 0x00D: System Clock Divide Control 1 */
volatile uint8_t ECPM_SCDCR1;
/* 0x00E: System Clock Divide Control 2 */
volatile uint8_t ECPM_SCDCR2;
/* 0x00F: System Clock Divide Control 3 */
volatile uint8_t ECPM_SCDCR3;
/* 0x010: System Clock Divide Control 4 */
volatile uint8_t ECPM_SCDCR4;
};
#endif /* _ITE_IT8XXX2_REG_DEF_CROS_H */
|
