1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
|
/* Copyright 2021 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Corsola baseboard-specific USB-C configuration */
#include "baseboard_usbc_config.h"
#include "charge_state.h"
#include "console.h"
#include "ec_commands.h"
#include "extpower.h"
#include "gpio/gpio_int.h"
#include "hooks.h"
#include "usb_charge.h"
#include "usb_mux.h"
#include "usb_pd_tcpm.h"
#include "usb_tc_sm.h"
#include "usbc/usb_muxes.h"
#include "usbc_ppc.h"
#include "variant_db_detection.h"
#include <zephyr/drivers/gpio.h>
#include <ap_power/ap_power.h>
#define CPRINTS(format, args...) cprints(CC_SYSTEM, format, ##args)
#define CPRINTF(format, args...) cprintf(CC_SYSTEM, format, ##args)
/* a flag for indicating the tasks are inited. */
static bool tasks_inited;
/* Baseboard */
static void baseboard_init(void)
{
gpio_enable_dt_interrupt(GPIO_INT_FROM_NODELABEL(int_xhci));
/* If CCD mode has enabled before init, force the ccd_interrupt. */
if (!gpio_pin_get_dt(GPIO_DT_FROM_NODELABEL(gpio_ccd_mode_odl))) {
ccd_interrupt(GPIO_CCD_MODE_ODL);
}
gpio_enable_dt_interrupt(GPIO_INT_FROM_NODELABEL(int_ccd_mode_odl));
}
DECLARE_HOOK(HOOK_INIT, baseboard_init, HOOK_PRIO_PRE_DEFAULT);
__override uint8_t board_get_usb_pd_port_count(void)
{
/* This function returns the PORT_COUNT when HDMI db is connected.
* This is a trick to ensure the usb_mux_set being set properley.
* HDMI display functions using the USB virtual mux to * communicate
* with the DP bridge.
*/
if (corsola_get_db_type() == CORSOLA_DB_HDMI) {
if (tasks_inited) {
return CONFIG_USB_PD_PORT_MAX_COUNT;
} else {
return CONFIG_USB_PD_PORT_MAX_COUNT - 1;
}
} else if (corsola_get_db_type() == CORSOLA_DB_NONE) {
return CONFIG_USB_PD_PORT_MAX_COUNT - 1;
}
return CONFIG_USB_PD_PORT_MAX_COUNT;
}
uint8_t board_get_adjusted_usb_pd_port_count(void)
{
const enum corsola_db_type db = corsola_get_db_type();
if (db == CORSOLA_DB_TYPEC || db == CORSOLA_DB_NO_DETECTION) {
return CONFIG_USB_PD_PORT_MAX_COUNT;
} else {
return CONFIG_USB_PD_PORT_MAX_COUNT - 1;
}
}
/* USB-A */
void xhci_interrupt(enum gpio_signal signal)
{
const int xhci_stat = gpio_get_level(signal);
#ifdef USB_PORT_ENABLE_COUNT
enum usb_charge_mode mode = gpio_pin_get_dt(GPIO_DT_FROM_NODELABEL(
gpio_ap_xhci_init_done)) ?
USB_CHARGE_MODE_ENABLED :
USB_CHARGE_MODE_DISABLED;
for (int i = 0; i < USB_PORT_COUNT; i++) {
usb_charge_set_mode(i, mode, USB_ALLOW_SUSPEND_CHARGE);
}
#endif /* USB_PORT_ENABLE_COUNT */
for (int i = 0; i < CONFIG_USB_PD_PORT_MAX_COUNT; i++) {
/*
* Enable DRP toggle after XHCI inited. This is used to follow
* USB 3.2 spec 10.3.1.1.
*/
if (xhci_stat) {
pd_set_dual_role(i, PD_DRP_TOGGLE_ON);
} else if (tc_is_attached_src(i)) {
/*
* This is a AP reset S0->S0 transition.
* We should set the role back to sink.
*/
pd_set_dual_role(i, PD_DRP_FORCE_SINK);
}
}
}
__override enum pd_dual_role_states pd_get_drp_state_in_s0(void)
{
if (gpio_pin_get_dt(GPIO_DT_FROM_NODELABEL(gpio_ap_xhci_init_done))) {
return PD_DRP_TOGGLE_ON;
} else {
return PD_DRP_FORCE_SINK;
}
}
void board_pd_vconn_ctrl(int port, enum usbpd_cc_pin cc_pin, int enabled)
{
/*
* We ignore the cc_pin and PPC vconn because polarity and PPC vconn
* should already be set correctly in the PPC driver via the pd
* state machine.
*/
}
/* HDMI/TYPE-C function shared subboard interrupt */
void x_ec_interrupt(enum gpio_signal signal)
{
int sub = corsola_get_db_type();
if (sub == CORSOLA_DB_TYPEC) {
/* C1: PPC interrupt */
ppc_interrupt(signal);
} else if (sub == CORSOLA_DB_HDMI) {
hdmi_hpd_interrupt(signal);
} else {
CPRINTS("Undetected subboard interrupt.");
}
}
#ifdef CONFIG_VARIANT_CORSOLA_DB_DETECTION
static void board_hdmi_handler(struct ap_power_ev_callback *cb,
struct ap_power_ev_data data)
{
int value;
switch (data.event) {
default:
return;
case AP_POWER_RESUME:
value = 1;
break;
case AP_POWER_SUSPEND:
value = 0;
break;
}
gpio_pin_set_dt(GPIO_DT_FROM_ALIAS(gpio_en_hdmi_pwr), value);
gpio_pin_set_dt(GPIO_DT_FROM_ALIAS(gpio_ps185_pwrdn_odl), value);
}
#endif /* CONFIG_VARIANT_CORSOLA_DB_DETECTION */
static void tasks_init_deferred(void)
{
tasks_inited = true;
if (corsola_get_db_type() == CORSOLA_DB_HDMI) {
/* If the HDMI port is plugged on-boot, and the usb_mux won't
* be configured before the task inited. Re-invoke the
* HPD configuration after task inited.
*/
ps185_hdmi_hpd_mux_set();
}
}
DECLARE_DEFERRED(tasks_init_deferred);
#ifdef CONFIG_VARIANT_CORSOLA_DB_DETECTION
static void baseboard_x_ec_gpio2_init(void)
{
static struct ppc_drv virtual_ppc_drv = { 0 };
static struct tcpm_drv virtual_tcpc_drv = { 0 };
static struct bc12_drv virtual_bc12_drv = { 0 };
/* no sub board */
if (corsola_get_db_type() == CORSOLA_DB_NONE) {
return;
}
/* type-c: USB_C1_PPC_INT_ODL / hdmi: PS185_EC_DP_HPD */
gpio_enable_dt_interrupt(GPIO_INT_FROM_NODELABEL(int_x_ec_gpio2));
if (corsola_get_db_type() == CORSOLA_DB_TYPEC) {
gpio_pin_interrupt_configure_dt(
GPIO_DT_FROM_ALIAS(gpio_usb_c1_ppc_int_odl),
GPIO_INT_EDGE_FALLING);
return;
}
if (corsola_get_db_type() == CORSOLA_DB_HDMI) {
static struct ap_power_ev_callback cb;
ap_power_ev_init_callback(&cb, board_hdmi_handler,
AP_POWER_RESUME | AP_POWER_SUSPEND);
ap_power_ev_add_callback(&cb);
}
/* drop related C1 port drivers when it's a HDMI DB. */
ppc_chips[USBC_PORT_C1] =
(const struct ppc_config_t){ .drv = &virtual_ppc_drv };
tcpc_config[USBC_PORT_C1] =
(const struct tcpc_config_t){ .drv = &virtual_tcpc_drv };
bc12_ports[USBC_PORT_C1] =
(const struct bc12_config){ .drv = &virtual_bc12_drv };
/* Use virtual mux to notify AP the mainlink direction. */
USB_MUX_ENABLE_ALTERNATIVE(usb_mux_chain_1_hdmi_db);
/*
* If a HDMI DB is attached, C1 port tasks will be exiting in that
* the port number is larger than board_get_usb_pd_port_count().
* After C1 port tasks finished, we intentionally increase the port
* count by 1 for usb_mux to access the C1 virtual mux for notifying
* mainlink direction.
* The current delay is set to 500 ms. cros-ec-typec module will
* not be getting the fake type-c port count if the deferred call is
* later than the kernel upstarts.
*/
hook_call_deferred(&tasks_init_deferred_data, 500 * MSEC);
}
DECLARE_HOOK(HOOK_INIT, baseboard_x_ec_gpio2_init, HOOK_PRIO_DEFAULT);
__override uint8_t get_dp_pin_mode(int port)
{
if (corsola_get_db_type() == CORSOLA_DB_HDMI && port == USBC_PORT_C1) {
if (usb_mux_get(USBC_PORT_C1) & USB_PD_MUX_DP_ENABLED) {
return MODE_DP_PIN_E;
} else {
return 0;
}
}
return pd_dfp_dp_get_pin_mode(port, dp_status[port]);
}
#endif /* CONFIG_VARIANT_CORSOLA_DB_DETECTION */
|
