summaryrefslogtreecommitdiff
path: root/zephyr/program/intelrvp/adlrvp/ioex.dts
blob: 3e2227dacb20dcc595cd134112bfd6bcdeda3950 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
/* Copyright 2022 The ChromiumOS Authors
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

/ {
	/* IOEX_C0_PCA9675 */
	ioex-c0 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_0>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c0_port: ioex-c0-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};

	/* IOEX_C1_PCA9675 */
	ioex-c1 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_1>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c1_port: ioex-c1-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};

	/* IOEX_C2_PCA9675 */
	ioex-c2 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_2>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c2_port: ioex-c2-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};

	/* IOEX_C3_PCA9675 */
	ioex-c3 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_3>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c3_port: ioex-c3-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};
};