summaryrefslogtreecommitdiff
path: root/zephyr/program/intelrvp/mtlrvp/ioex.dts
blob: 7d2f4b5820070a8b55e0a1417d61163f82aeb0f2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
/* Copyright 2022 The ChromiumOS Authors
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

/ {
	/* IOEX_KBD_GPIO IT8801 */
	ioex-kbd-gpio {
		compatible = "cros,ioex-chip";
		i2c-port = <&i2c_charger>;
		i2c-addr = <0x39>;
		drv = "it8801_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;

		ioex_it8801_port0: it8801_port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
		};

		ioex_it8801_port1: it8801_port@1 {
			compatible = "cros,ioex-port";
			reg = <1>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
		};
	};
	/* IOEX_C2_CCGXXF */
	ioex-c2 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_aic2>;
		i2c-addr = <0x0B>;
		drv = "ccgxxf_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c2_port0: ioex-c2-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
		};
		ioex_c2_port1: ioex-c2-port@1 {
			compatible = "cros,ioex-port";
			reg = <1>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
		};
		ioex_c2_port2: ioex-c2-port@2 {
			compatible = "cros,ioex-port";
			reg = <2>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
		};
		ioex_c2_port3: ioex-c2-port@3 {
			compatible = "cros,ioex-port";
			reg = <3>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
		};
	};
};