summaryrefslogtreecommitdiff
path: root/zephyr/projects/intelrvp/adlrvp/ioex.dts
blob: 00bd3696f369292ef339debe020ed576bdb755da (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
/* Copyright 2022 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

/ {
	named-ioexes {
		compatible = "named-ioexes";

		usb-c0-bb-retimer-rst {
			gpios = <&ioex_c0_port 0 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C0_BB_RETIMER_RST";
			label = "USB_C0_BB_RETIMER_RST";
		};
		usb-c0-bb-retimer-ls-en {
			gpios = <&ioex_c0_port 1 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C0_BB_RETIMER_LS_EN";
			label = "USB_C0_BB_RETIMER_LS_EN";
		};
		usb-c0-usb-mux-cntrl-1 {
			gpios = <&ioex_c0_port 4 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C0_USB_MUX_CNTRL_1";
			label = "USB_C0_USB_MUX_CNTRL_1";
		};
		usb-c0-usb-mux-cntrl-0 {
			gpios = <&ioex_c0_port 5 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C0_USB_MUX_CNTRL_0";
			label = "USB_C0_USB_MUX_CNTRL_0";
		};
		usb-c1-bb-retimer-rst {
			gpios = <&ioex_c1_port 0 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C1_BB_RETIMER_RST";
			label = "USB_C1_BB_RETIMER_RST";
		};
		usb-c1-bb-retimer-ls-en {
			gpios = <&ioex_c1_port 1 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C1_BB_RETIMER_LS_EN";
			label = "USB_C1_BB_RETIMER_LS_EN";
		};
		usb-c1-hpd {
			gpios = <&ioex_c1_port 2 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C1_HPD";
			label = "USB_C1_HPD";
		};
		usb-c0-c1-oc {
			gpios = <&ioex_c1_port 8 GPIO_OUT_HIGH>;
			enum-name = "IOEX_USB_C0_C1_OC";
			label = "USB_C0_C1_OC";
		};
		usb-c2-bb-retimer-rst {
			gpios = <&ioex_c2_port 0 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C2_BB_RETIMER_RST";
			label = "USB_C2_BB_RETIMER_RST";
		};
		usb-c2-bb-retimer-ls-en {
			gpios = <&ioex_c2_port 1 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C2_BB_RETIMER_LS_EN";
			label = "USB_C2_BB_RETIMER_LS_EN";
		};
		usb-c2-usb-mux-cntrl-1 {
			gpios = <&ioex_c2_port 4 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C2_USB_MUX_CNTRL_1";
			label = "USB_C2_USB_MUX_CNTRL_1";
		};
		usb-c2-usb-mux-cntrl-0 {
			gpios = <&ioex_c2_port 5 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C2_USB_MUX_CNTRL_0";
			label = "USB_C2_USB_MUX_CNTRL_0";
		};
		usb-c3-bb-retimer-rst {
			gpios = <&ioex_c3_port 0 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C3_BB_RETIMER_RST";
			label = "USB_C3_BB_RETIMER_RST";
		};
		usb-c3-bb-retimer-ls-en {
			gpios = <&ioex_c3_port 1 GPIO_OUT_LOW>;
			enum-name = "IOEX_USB_C3_BB_RETIMER_LS_EN";
			label = "USB_C3_BB_RETIMER_LS_EN";
		};
		usb-c2-c3-oc {
			gpios = <&ioex_c3_port 8 GPIO_OUT_HIGH>;
			enum-name = "IOEX_USB_C2_C3_OC";
			label = "USB_C2_C3_OC";
		};
	};

	/* IOEX_C0_PCA9675 */
	ioex-c0 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_0>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c0_port: ioex-c0-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};

	/* IOEX_C1_PCA9675 */
	ioex-c1 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_1>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c1_port: ioex-c1-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};

	/* IOEX_C2_PCA9675 */
	ioex-c2 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_2>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c2_port: ioex-c2-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};

	/* IOEX_C3_PCA9675 */
	ioex-c3 {
		compatible = "cros,ioex-chip";
		i2c-port = <&typec_3>;
		i2c-addr = <0x21>;
		drv = "pca9675_ioexpander_drv";
		flags = <0x00>;
		#address-cells = <1>;
		#size-cells = <0>;
		ioex_c3_port: ioex-c3-port@0 {
			compatible = "cros,ioex-port";
			reg = <0>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};
	};
};