1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
|
/* Copyright 2022 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/ {
chosen {
intel-ap-pwrseq,espi = &espi0;
};
common-pwrseq {
compatible = "intel,ap-pwrseq";
sys-pwrok-delay = <10>;
all-sys-pwrgd-timeout = <20>;
};
pwr-en-pp5000-s5 {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "PP5000_S5 enable output to regulator";
enum-name = "PWR_EN_PP5000_A";
gpios = <&gpiok 5 0>;
output;
};
pwr-en-pp3300-s5 {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "PP3300_S5 enable output to LS";
enum-name = "PWR_EN_PP3300_A";
gpios = <&gpioc 5 0>;
output;
};
pwr-pg-ec-rsmrst-odl {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "RSMRST power good from regulator";
enum-name = "PWR_RSMRST";
gpios = <&gpioe 1 0>;
interrupt-flags = <GPIO_INT_EDGE_BOTH>;
};
pwr-ec-pch-rsmrst-odl {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "RSMRST output to PCH";
enum-name = "PWR_EC_PCH_RSMRST";
gpios = <&gpioh 0 0>;
output;
};
pwr-slp-s0-l {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "SLP_S0_L input from PCH";
enum-name = "PWR_SLP_S0";
gpios = <&gpioe 4 GPIO_ACTIVE_LOW>;
interrupt-flags = <GPIO_INT_EDGE_BOTH>;
};
pwr-slp-s3-l {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "SLP_S3_L input from PCH";
enum-name = "PWR_SLP_S3";
gpios = <&gpioh 3 GPIO_ACTIVE_LOW>;
interrupt-flags = <GPIO_INT_EDGE_BOTH>;
};
pwr-slp-sus-l {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "SLP_SUS_L input from PCH";
enum-name = "PWR_SLP_SUS";
gpios = <&gpiog 2 GPIO_ACTIVE_LOW>;
interrupt-flags = <GPIO_INT_EDGE_BOTH>;
};
pwr-ec-soc-dsw-pwrok {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "DSW_PWROK output to PCH";
enum-name = "PWR_EC_SOC_DSW_PWROK";
gpios = <&gpiol 7 0>;
output;
};
pwr-vccst-pwrgd-od {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "VCCST_PWRGD output to PCH";
enum-name = "PWR_VCCST_PWRGD";
gpios = <&gpioe 5 GPIO_OPEN_DRAIN>;
output;
};
pwr-imvp9-vrrdy-od {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "VRRDY input from IMVP9";
enum-name = "PWR_IMVP9_VRRDY";
gpios = <&gpioj 4 0>;
};
pwr-pch-pwrok {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "PCH_PWROK output to PCH";
enum-name = "PWR_PCH_PWROK";
gpios = <&gpiod 6 GPIO_OPEN_DRAIN>;
output;
};
pwr-ec-pch-sys-pwrok {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "SYS_PWROK output to PCH";
enum-name = "PWR_EC_PCH_SYS_PWROK";
gpios = <&gpiof 2 0>;
output;
};
pwr-sys-rst-l {
compatible = "intel,ap-pwrseq-gpio";
dbg-label = "SYS_RESET# output to PCH";
enum-name = "PWR_SYS_RST";
gpios = <&gpiod 1 (GPIO_ACTIVE_LOW|GPIO_OPEN_DRAIN)>;
output;
};
pwr-slp-s4 {
compatible = "intel,ap-pwrseq-vw";
dbg-label = "SLP_S4 virtual wire input from PCH";
enum-name = "PWR_SLP_S4";
virtual-wire = "ESPI_VWIRE_SIGNAL_SLP_S4";
vw-invert;
};
pwr-slp-s5 {
compatible = "intel,ap-pwrseq-vw";
dbg-label = "SLP_S5 virtual wire input from PCH";
enum-name = "PWR_SLP_S5";
virtual-wire = "ESPI_VWIRE_SIGNAL_SLP_S5";
vw-invert;
};
pwr-all-sys-pwrgd {
/*
* This is a board level signal, since this
* signal needs some special processing.
*/
compatible = "intel,ap-pwrseq-external";
dbg-label = "Combined all power good";
enum-name = "PWR_ALL_SYS_PWRGD";
};
pwr-adc-pp3300 {
compatible = "intel,ap-pwrseq-adc";
dbg-label = "PP3300_PROC";
enum-name = "PWR_DSW_PWROK";
trigger-high = <&vcmp0>;
trigger-low = <&vcmp1>;
};
pwr-adc-pp1p05 {
compatible = "intel,ap-pwrseq-adc";
dbg-label = "PP1P05_PROC";
enum-name = "PWR_PG_PP1P05";
trigger-high = <&vcmp2>;
trigger-low = <&vcmp3>;
};
};
/*
* Because the power signals directly reference the GPIOs,
* the correspinding named-gpios need to have no-auto-init set.
*/
&gpio_ec_soc_dsw_pwrok {
no-auto-init;
};
&gpio_ec_soc_pch_pwrok_od {
no-auto-init;
};
&gpio_ec_soc_rsmrst_l {
no-auto-init;
};
&gpio_ec_soc_sys_pwrok {
no-auto-init;
};
&gpio_ec_soc_vccst_pwrgd_od {
no-auto-init;
};
&gpio_en_pp3300_s5 {
no-auto-init;
};
&gpio_en_pp5000_s5 {
no-auto-init;
};
&gpio_imvp91_vrrdy_od {
no-auto-init;
};
&gpio_rsmrst_pwrgd_l {
no-auto-init;
};
&gpio_slp_s0_l {
no-auto-init;
};
&gpio_slp_s3_l {
no-auto-init;
};
&gpio_slp_sus_l {
no-auto-init;
};
&gpio_sys_rst_odl {
no-auto-init;
};
&vcmp0 {
status = "okay";
scan-period = <IT8XXX2_VCMP_SCAN_PERIOD_600US>;
comparison = <IT8XXX2_VCMP_GREATER>;
/*
* This is 90% of nominal voltage considering voltage
* divider on ADC input.
*/
threshold-mv = <2448>;
io-channels = <&adc0 0>;
};
&vcmp1 {
status = "okay";
scan-period = <IT8XXX2_VCMP_SCAN_PERIOD_600US>;
comparison = <IT8XXX2_VCMP_LESS_OR_EQUAL>;
threshold-mv = <2448>;
io-channels = <&adc0 0>;
};
&vcmp2 {
status = "okay";
scan-period = <IT8XXX2_VCMP_SCAN_PERIOD_600US>;
comparison = <IT8XXX2_VCMP_GREATER>;
/* Setting at 90% of nominal voltage */
threshold-mv = <945>;
io-channels = <&adc0 14>;
};
&vcmp3 {
status = "okay";
scan-period = <IT8XXX2_VCMP_SCAN_PERIOD_600US>;
comparison = <IT8XXX2_VCMP_LESS_OR_EQUAL>;
threshold-mv = <945>;
io-channels = <&adc0 14>;
};
|