1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
|
/* Copyright 2022 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#include <zephyr/sys/atomic.h>
#include <zephyr/logging/log.h>
#include <zephyr/drivers/gpio.h>
#include <ap_power/ap_power.h>
#include <ap_power/ap_power_events.h>
#include <ap_power/ap_power_interface.h>
#include <ap_power_override_functions.h>
#include <power_signals.h>
#include <x86_power_signals.h>
#include "gpio_signal.h"
#include "gpio/gpio.h"
LOG_MODULE_DECLARE(ap_pwrseq, LOG_LEVEL_INF);
#define X86_NON_DSX_ADLP_NONPWRSEQ_FORCE_SHUTDOWN_TO_MS 5
static bool s0_stable;
static void generate_ec_soc_dsw_pwrok_handler(int delay)
{
int in_sig_val = power_signal_get(PWR_DSW_PWROK);
if (in_sig_val != power_signal_get(PWR_EC_SOC_DSW_PWROK)) {
if (in_sig_val)
k_msleep(delay);
power_signal_set(PWR_EC_SOC_DSW_PWROK, 1);
}
}
void board_ap_power_force_shutdown(void)
{
int timeout_ms = X86_NON_DSX_ADLP_NONPWRSEQ_FORCE_SHUTDOWN_TO_MS;
if (s0_stable) {
/* Enable these power signals in case of sudden shutdown */
power_signal_enable(PWR_DSW_PWROK);
power_signal_enable(PWR_PG_PP1P05);
}
power_signal_set(PWR_EC_SOC_DSW_PWROK, 0);
power_signal_set(PWR_EC_PCH_RSMRST, 0);
while (power_signal_get(PWR_RSMRST) == 0 &&
power_signal_get(PWR_SLP_SUS) == 0 && timeout_ms > 0) {
k_msleep(1);
timeout_ms--;
}
if (power_signal_get(PWR_SLP_SUS) == 0) {
LOG_WRN("SLP_SUS is not deasserted! Assuming G3");
}
if (power_signal_get(PWR_RSMRST) == 1) {
LOG_WRN("RSMRST is not deasserted! Assuming G3");
}
power_signal_set(PWR_EN_PP3300_A, 0);
power_signal_set(PWR_EN_PP5000_A, 0);
timeout_ms = X86_NON_DSX_ADLP_NONPWRSEQ_FORCE_SHUTDOWN_TO_MS;
while (power_signal_get(PWR_DSW_PWROK) && timeout_ms > 0) {
k_msleep(1);
timeout_ms--;
};
if (power_signal_get(PWR_DSW_PWROK))
LOG_WRN("DSW_PWROK didn't go low! Assuming G3.");
power_signal_disable(PWR_DSW_PWROK);
power_signal_disable(PWR_PG_PP1P05);
s0_stable = false;
}
void board_ap_power_action_g3_s5(void)
{
power_signal_enable(PWR_DSW_PWROK);
power_signal_enable(PWR_PG_PP1P05);
LOG_DBG("Turning on PWR_EN_PP5000_A and PWR_EN_PP3300_A");
power_signal_set(PWR_EN_PP5000_A, 1);
power_signal_set(PWR_EN_PP3300_A, 1);
power_wait_signals_timeout(IN_PGOOD_ALL_CORE,
AP_PWRSEQ_DT_VALUE(wait_signal_timeout));
generate_ec_soc_dsw_pwrok_handler(AP_PWRSEQ_DT_VALUE(dsw_pwrok_delay));
s0_stable = false;
}
void board_ap_power_action_s3_s0(void)
{
s0_stable = false;
}
void board_ap_power_action_s0_s3(void)
{
power_signal_enable(PWR_DSW_PWROK);
power_signal_enable(PWR_PG_PP1P05);
s0_stable = false;
}
void board_ap_power_action_s0(void)
{
if (s0_stable) {
return;
}
LOG_INF("Reaching S0");
power_signal_disable(PWR_DSW_PWROK);
power_signal_disable(PWR_PG_PP1P05);
s0_stable = true;
}
int board_ap_power_assert_pch_power_ok(void)
{
/* Pass though PCH_PWROK */
if (power_signal_get(PWR_PCH_PWROK) == 0) {
k_msleep(AP_PWRSEQ_DT_VALUE(pch_pwrok_delay));
power_signal_set(PWR_PCH_PWROK, 1);
}
return 0;
}
bool board_ap_power_check_power_rails_enabled(void)
{
return power_signal_get(PWR_EN_PP3300_A) &&
power_signal_get(PWR_EN_PP5000_A) &&
power_signal_get(PWR_EC_SOC_DSW_PWROK);
}
int board_power_signal_get(enum power_signal signal)
{
switch (signal) {
default:
LOG_ERR("Unknown signal for board get: %d", signal);
return -EINVAL;
case PWR_ALL_SYS_PWRGD:
/*
* All system power is good.
* Checks that PWR_SLP_S3 is off, and
* the GPIO signal for all power good is set,
* and that the 1.05 volt line is ready.
*/
if (power_signal_get(PWR_SLP_S3)) {
return 0;
}
if (!gpio_pin_get_dt(
GPIO_DT_FROM_NODELABEL(gpio_all_sys_pwrgd))) {
return 0;
}
if (!power_signal_get(PWR_PG_PP1P05)) {
return 0;
}
return 1;
}
}
int board_power_signal_set(enum power_signal signal, int value)
{
return -EINVAL;
}
|
