blob: d6dc352033e1ca83bd9b88d65b8dd4a8d2a141d1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
/* Copyright 2022 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#include <ap_power/ap_power_interface.h>
#include <x86_non_dsx_common_pwrseq_sm_handler.h>
bool ap_power_in_state(
enum ap_power_state_mask state_mask)
{
int need_mask = 0;
switch (pwr_sm_get_state()) {
case SYS_POWER_STATE_G3:
need_mask = AP_POWER_STATE_HARD_OFF;
break;
case SYS_POWER_STATE_G3S5:
case SYS_POWER_STATE_S5G3:
/*
* In between hard and soft off states. Match only if caller
* will accept both.
*/
need_mask = AP_POWER_STATE_HARD_OFF |
AP_POWER_STATE_SOFT_OFF;
break;
case SYS_POWER_STATE_S5:
need_mask = AP_POWER_STATE_SOFT_OFF;
break;
case SYS_POWER_STATE_S5S4:
case SYS_POWER_STATE_S4S5:
need_mask = AP_POWER_STATE_SOFT_OFF |
AP_POWER_STATE_SUSPEND;
break;
case SYS_POWER_STATE_S4:
case SYS_POWER_STATE_S4S3:
case SYS_POWER_STATE_S3S4:
case SYS_POWER_STATE_S3:
need_mask = AP_POWER_STATE_SUSPEND;
break;
case SYS_POWER_STATE_S3S0:
case SYS_POWER_STATE_S0S3:
need_mask = AP_POWER_STATE_SUSPEND |
AP_POWER_STATE_ON;
break;
case SYS_POWER_STATE_S0:
need_mask = AP_POWER_STATE_ON;
break;
#if CONFIG_AP_PWRSEQ_S0IX
case SYS_POWER_STATE_S0ixS0:
case SYS_POWER_STATE_S0S0ix:
need_mask = AP_POWER_STATE_ON | AP_POWER_STATE_STANDBY;
break;
case SYS_POWER_STATE_S0ix:
need_mask = AP_POWER_STATE_STANDBY;
break;
#endif
}
/* Return non-zero if all needed bits are present */
return (state_mask & need_mask) == need_mask;
}
bool ap_power_in_or_transitioning_to_state(
enum ap_power_state_mask state_mask)
{
switch (pwr_sm_get_state()) {
case SYS_POWER_STATE_G3:
case SYS_POWER_STATE_S5G3:
return state_mask & AP_POWER_STATE_HARD_OFF;
case SYS_POWER_STATE_S5:
case SYS_POWER_STATE_G3S5:
case SYS_POWER_STATE_S4S5:
return state_mask & AP_POWER_STATE_SOFT_OFF;
case SYS_POWER_STATE_S3:
case SYS_POWER_STATE_S4:
case SYS_POWER_STATE_S3S4:
case SYS_POWER_STATE_S5S4:
case SYS_POWER_STATE_S4S3:
case SYS_POWER_STATE_S0S3:
return state_mask & AP_POWER_STATE_SUSPEND;
#if CONFIG_AP_PWRSEQ_S0IX
case SYS_POWER_STATE_S0ix:
case SYS_POWER_STATE_S0S0ix:
return state_mask & AP_POWER_STATE_STANDBY;
#endif
case SYS_POWER_STATE_S0:
case SYS_POWER_STATE_S3S0:
#if CONFIG_AP_PWRSEQ_S0IX
case SYS_POWER_STATE_S0ixS0:
#endif
return state_mask & AP_POWER_STATE_ON;
}
/* Unknown power state; return false. */
return 0;
}
void ap_power_exit_hardoff(void)
{
enum power_states_ndsx power_state;
/*
* If not in the soft-off state, hard-off state, or headed there,
* nothing to do.
*/
power_state = pwr_sm_get_state();
if (power_state != SYS_POWER_STATE_G3 &&
power_state != SYS_POWER_STATE_S5G3 &&
power_state != SYS_POWER_STATE_S5)
return;
request_exit_hardoff(true);
}
void ap_power_init_reset_log(void)
{
}
|
