1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
/* Copyright 2022 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#ifndef __X86_COMMON_PWRSEQ_H__
#define __X86_COMMON_PWRSEQ_H__
#include <drivers/espi.h>
#include <drivers/gpio.h>
#include <logging/log.h>
/**
* @brief System power states for Non Deep Sleep Well
* EC is an always on device in a Non Deep Sx system except when EC
* is hibernated or all the VRs are turned off.
*/
enum power_states_ndsx {
/*
* Actual power states
*/
/* AP is off & EC is on */
SYS_POWER_STATE_G3,
/* AP is in soft off state */
SYS_POWER_STATE_S5,
/* AP is suspended to Non-volatile disk */
SYS_POWER_STATE_S4,
/* AP is suspended to RAM */
SYS_POWER_STATE_S3,
/* AP is in active state */
SYS_POWER_STATE_S0,
/*
* Intermediate power up states
*/
/* Determine if the AP's power rails are turned on */
SYS_POWER_STATE_G3S5,
/* Determine if AP is suspended from sleep */
SYS_POWER_STATE_S5S4,
/* Determine if Suspend to Disk is de-asserted */
SYS_POWER_STATE_S4S3,
/* Determine if Suspend to RAM is de-asserted */
SYS_POWER_STATE_S3S0,
/*
* Intermediate power down states
*/
/* Determine if the AP's power rails are turned off */
SYS_POWER_STATE_S5G3,
/* Determine if AP is suspended to sleep */
SYS_POWER_STATE_S4S5,
/* Determine if Suspend to Disk is asserted */
SYS_POWER_STATE_S3S4,
/* Determine if Suspend to RAM is asserted */
SYS_POWER_STATE_S0S3,
};
/*
* AP hard shutdowns are logged on the same path as resets.
*/
enum pwrseq_chipset_shutdown_reason {
PWRSEQ_CHIPSET_SHUTDOWN_POWERFAIL,
/* Forcing a shutdown as part of EC initialization */
PWRSEQ_CHIPSET_SHUTDOWN_INIT,
/* Forcing shutdown with command */
PWRSEQ_CHIPSET_SHUTDOWN_CONSOLE_CMD,
/* Forcing a shutdown to effect entry to G3. */
PWRSEQ_CHIPSET_SHUTDOWN_G3,
/* Force a chipset shutdown from the power button through EC */
PWRSEQ_CHIPSET_SHUTDOWN_BUTTON,
PWRSEQ_CHIPSET_SHUTDOWN_COUNT,
};
/* This encapsulates the attributes of the state machine */
struct pwrseq_context {
/* On power-on start boot up sequence */
enum power_states_ndsx power_state;
};
#endif /* __X86_COMMON_H__ */
|