summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
...
* Original v2 revision: 4132stuge2009-04-171-0/+14
| | | | | | | | | | flashrom: Add VIA PC3500G board. It has SPI flash behind ITE8716 on LPC. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: illdred <illdred@gmail.com> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@430 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4117uwe2009-04-158-46/+60
| | | | | | | | | | | Some coding style and consistency fixes (trivial). Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@429 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4107uwe2009-04-131-1/+1
| | | | | | | | | | | Fix typo. Add missing copyright year. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@428 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4092uwe2009-04-112-6/+8
| | | | | | | | | | | Mention a few more flash chip packages in README/manpage. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@427 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4089uwe2009-04-101-1/+1
| | | | | | | | | | | Fix typo. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@426 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4088uwe2009-04-102-29/+35
| | | | | | | | | | | | | | | | | | Various manpage / README fixes: - Improve description a bit, especially wrt chip packages and protocols. - Add some missing parameters to manpage option descriptions. - Remove long obsolete DoC support note. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@425 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4086rminnich2009-04-091-2/+1
| | | | | | | | | | | | Fixed the typo should indeed be a 0x2e. Tested on an iWILL DK8-HTX board. Signed-off-by: Mondrian nuessle <nuessle@uni-hd.de> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@424 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4031stuge2009-03-301-0/+27
| | | | | | | | | | | | | | flashrom: Board enable support for HP DL145 G3. This is a BCM5785 based machine, WP# and TLB# need to be deasserted using GPIO 2 and 5 from the PM registers of the southbridge. This is very similar to the x3455 implementation. Signed-off-by: Mondrian Nuessle <nuessle@uni-hd.de> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@423 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4020hailfinger2009-03-191-27/+28
| | | | | | | | | | | Move the Atmel AT45 comments about block and page sizes from the end of the struct to the individual struct members to improve readability. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@422 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 4012stepan2009-03-172-8/+29
| | | | | | | | | | | | | | | | | | | | | | | | This patch adds "high coreboot table support" to coreboot version 2. Some bootloaders seem to overwrite memory starting at 0x600, thus destroying the coreboot table integrity, rendering the table useless. By moving the table to the high tables area (if it's activated), this problem is fixed. In order to move the table, a 40 bytes mini coreboot table with a single sub table is placed at 0x500/0x530 that points to the real coreboot table. This is comparable to the ACPI RSDT or the MP floating table. This patch also adds "table forward" support to flashrom and nvramtool. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@421 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3984hailfinger2009-03-0617-348/+348
| | | | | | | | | | | | | | FreeBSD definitions of (read|write)[bwl] collide with our own. Before we attempt trickery, we can simply rename the accessor functions. Patch created with the help of Coccinelle. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Idwer Vollering <idwer_v@hotmail.com> Acked-by: Patrick Georgi <patrick@georgi-clan.de> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@420 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3973hailfinger2009-03-061-4/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | During the conversion of flash chip accesses to helper functions, I spotted assignments to volatile variables which were neither placed inside the mmapped ROM area nor were they counters. Due to the use of accessor functions, volatile usage can be reduced significantly because the accessor functions take care of actually performing the reads/writes correctly. The following semantic patch spotted them (linebreak in python string for readability reasons, please remove before usage): @r exists@ expression b; typedef uint8_t; volatile uint8_t a; position p1; @@ a@p1 = readb(b); @script:python@ p1 << r.p1; a << r.a; b << r.b; @@ print "* file: %s line %s has assignment to unnecessarily volatile variable: %s = readb(%s);" % (p1[0].file, p1[0].line, a, b) Result was: HANDLING: sst28sf040.c * file: sst28sf040.c line 44 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 43 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 42 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 41 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 40 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 39 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 38 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 58 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 57 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 56 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 55 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 54 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 53 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); * file: sst28sf040.c line 52 has assignment to unnecessarily volatile variable: tmp = readb(TODO: Binary); The following semantic patch uses the spatch builtin match printing functionality by prepending a "*" to the line with the pattern: @@ expression b; typedef uint8_t; volatile uint8_t a; @@ * a = readb(b); Result is: HANDLING: sst28sf040.c diff = --- sst28sf040.c 2009-03-06 01:04:49.000000000 +0100 @@ -35,13 +35,6 @@ static __inline__ void protect_28sf040(v /* ask compiler not to optimize this */ volatile uint8_t tmp; - tmp = readb(bios + 0x1823); - tmp = readb(bios + 0x1820); - tmp = readb(bios + 0x1822); - tmp = readb(bios + 0x0418); - tmp = readb(bios + 0x041B); - tmp = readb(bios + 0x0419); - tmp = readb(bios + 0x040A); } static __inline__ void unprotect_28sf040(volatile uint8_t *bios) @@ -49,13 +42,6 @@ static __inline__ void unprotect_28sf040 /* ask compiler not to optimize this */ volatile uint8_t tmp; - tmp = readb(bios + 0x1823); - tmp = readb(bios + 0x1820); - tmp = readb(bios + 0x1822); - tmp = readb(bios + 0x0418); - tmp = readb(bios + 0x041B); - tmp = readb(bios + 0x0419); - tmp = readb(bios + 0x041A); } static __inline__ int erase_sector_28sf040(volatile uint8_t *bios, It's arguably a bit easier to read if you get used to the leading "-" for matching lines. This patch was enabled by Coccinelle: http://www.emn.fr/x-info/coccinelle/ Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Joseph Smith <joe@settoplinux.org> -- http://www.hailfinger.org/ git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@419 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3971hailfinger2009-03-0517-342/+372
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | flashrom: Use helper functions to access flash chips. Right now we perform direct pointer manipulation without any abstraction to read from and write to memory mapped flash chips. That makes it impossible to drive any flasher which does not mmap the whole chip. Using helper functions readb() and writeb() allows a driver for external flash programmers like Paraflasher to replace readb and writeb with calls to its own chip access routines. This patch has the additional advantage of removing lots of unnecessary casts to volatile uint8_t * and now-superfluous parentheses which caused poor readability. I used the semantic patcher Coccinelle to create this patch. The semantic patch follows: @@ expression a; typedef uint8_t; volatile uint8_t *b; @@ - *(b) = (a); + writeb(a, b); @@ volatile uint8_t *b; @@ - *(b) + readb(b) @@ type T; T b; @@ ( readb | writeb ) (..., - (T) - (b) + b ) In contrast to a sed script, the semantic patch performs type checking before converting anything. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: FENG Yu Ning <fengyuning1984@gmail.com> Tested-by: Joe Julian git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@418 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3958stuge2009-02-251-0/+14
| | | | | | | | | | flashrom: Add SST25VF040.REMS with TEST_OK_ PROBE READ Signed-off-by: Zheng Bao <zheng.bao@amd.com> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@417 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3956stuge2009-02-221-1/+1
| | | | | | | | | | | | flashrom: SST29EE020A TEST_OK_ PROBE READ ERASE WRITE Report by Holger Mickler. Thanks! Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@416 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3932stuge2009-02-091-1/+1
| | | | | | | | | | | | | | | | flashrom: Fix broken flash chip base address logic Elan SC520 requries us to deal with flash chip base addresses at locations other than top of 4GB. The logic for that was incorrectly triggered also when a board had more than one flash chip. This patch will honor flashbase only when probing for the first flash chip on the board, and look at top of 4GB for later chips. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@415 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3927stuge2009-02-021-0/+22
| | | | | | | | | | flashrom: MSI MS-7046 board enable Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: David Tiemann <davidtiemann@gmail.com> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@414 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3926ruik2009-02-011-0/+1
| | | | | | | | | | | | Following patch fixes VIA SPI (VT8237S). It needs to have opcodes initialized same way as ICH7. Signed-off-by: Rudolf Marek <r.marek@assembler.cz> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@413 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3923hailfinger2009-01-281-38/+57
| | | | | | | | | | Factor out read and erase functions from flashrom main(). Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@412 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3919stuge2009-01-261-0/+1
| | | | | | | | | | flashrom: Add VT8237A PCI ID Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@411 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3918stuge2009-01-262-2/+1
| | | | | | | | | | | | flashrom: Fix one dead increment and one dead assignment as found by clang. Thanks Patrick! Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@410 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3917stuge2009-01-264-6/+116
| | | | | | | | | | | | flashrom: Driver for ST M29F002T/NT/B. T/NT TEST_OK_ PROBE READ ERASE WRITE Test report from Julia. Thanks! Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Julia Longtin <juri@solarnetone.org> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@409 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3916stuge2009-01-261-1/+1
| | | | | | | | | | flashrom: Fix copypaste error in r3913. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@408 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3913stuge2009-01-263-0/+41
| | | | | | | | | | | | | | | | flashrom: SST25VF040B using 0x90 identification and AAI write. SST AAI is Auto Address Increment writing, a streamed write to the flash chip where the first write command sets a starting address and following commands simply append data. Unfortunately not supported by Winbond SPI masters. From July 2008. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@407 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3912stuge2009-01-261-1/+26
| | | | | | | | | | flashrom: Decode SST25VF040B status register, also from July 2008. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@406 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3911stuge2009-01-261-0/+14
| | | | | | | | | | flashrom: Intel Desktop Board D201GLY Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@405 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3910stuge2009-01-264-3/+218
| | | | | | | | | | | | | flashrom: Winbond SuperIO SPI driver. Developed and tested to work on Intel D201GLY in July 2008. Tested by a helpful person on IRC whose name I've since forgotten. Sorry! Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Ward Vandewege <ward@gnu.org> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@404 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3909stuge2009-01-262-5/+10
| | | | | | | | | | flashrom: Export Winbond SuperIO register access functions in board_enable.c. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@403 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3908stuge2009-01-262-0/+9
| | | | | | | | | | flashrom: Document exit() codes introduced in r3907. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Ward Vandewege <ward@gnu.org> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@402 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3907stuge2009-01-261-2/+2
| | | | | | | | | | flashrom: exit(2) on /dev/mem open() failure and exit(3) on mmap() failure. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Ward Vandewege <ward@gnu.org> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@401 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3906stuge2009-01-261-0/+18
| | | | | | | | | | flashrom: Add license header to physmap.c so everyone is happy. :) Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@400 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3905stuge2009-01-264-5/+45
| | | | | | | | | | | | | | flashrom: Darwin / Mac OS X Through DirectIO from coresystems GmbH we now support Darwin/Mac OS X. DirectIO is available at http://www.coresystems.de/en/directio Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@399 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3904stuge2009-01-261-4/+5
| | | | | | | | | | flashrom: Small cleanup in Makefile. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@398 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3903stuge2009-01-266-88/+71
| | | | | | | | | | | flashrom: Abstract mmap() in physmap.c and only open /dev/mem on the first physmap() call. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@397 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3901stuge2009-01-262-4/+2
| | | | | | | | | | | | flashrom: Change flashrom.c:map_flash_registers() from int to void. The function exit()s on failure, and no callers check the return value. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@396 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3900stuge2009-01-261-3/+3
| | | | | | | | | | flashrom: Forgot some things in r3899. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@395 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3899stuge2009-01-261-15/+13
| | | | | | | | | | flashrom: Little readability improvement in cbtable.c:coreboot_init() Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@394 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3898stuge2009-01-261-1/+1
| | | | | | | | | | flashrom: Change FreeBSD #ifdef into #if defined() Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@393 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3897stuge2009-01-251-1/+1
| | | | | | | | | | flashrom: Make Makefile a bit more portable. Shell echo doesn't always know -n. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@392 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3896stuge2009-01-251-0/+39
| | | | | | | | | | flashrom: Add dry Am29F080B Am29LV081B SST39VF080 definitions per data sheets. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@391 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3895stuge2009-01-2513-13/+13
| | | | | | | | | | flashrom: Beautify flash chip ID verbose printout a little, always use %02x. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@390 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3894stuge2009-01-251-1/+1
| | | | | | | | | | | | flashrom: Fix stupid off-by-one error in erase verification. As reported by Jody McIntyre. Thanks! Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@389 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3893stuge2009-01-241-1/+1
| | | | | | | | | | | | flashrom: ST M50FW080 TEST_OK_ PROBE READ ERASE WRITE Report by Jody McIntyre. Thanks! Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@388 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3892stuge2009-01-241-1/+1
| | | | | | | | | | | | flashrom: SST25VF080B TEST_OK_PROBE Report by Scaldov M.V. Thanks! Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@387 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3890stuge2009-01-234-7/+19
| | | | | | | | | | flashrom: Check all mmap() calls and print helpful Linux error message. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@386 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3889stuge2009-01-221-0/+7
| | | | | | | | | | | | flashrom: Provide some hints for the user in case /dev/mem mmap fails. resolves #121 Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@385 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3869stuge2009-01-181-12/+26
| | | | | | | | | | | flashrom: Fix ICH9 locking register address and add important debug output. Signed-off-by: FENG yu ning <fengyuning1984@gmail.com> Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: FENG yu ning <fengyuning1984@gmail.com> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@384 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3862stuge2009-01-151-0/+1
| | | | | | | | | | flashrom: Add ICH opcode debugging. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@383 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3861hailfinger2009-01-151-51/+362
| | | | | | | | | | | | | | | | | | | | | Similarly to flashchips array, this patch intends to make the table board_pciid_enables more readable. Signed-off-by: Stephan Guilloux <stephan.guilloux@free.fr> > What real problem does this solve? 1. Next time someone adds a new struct member, we avoid mistakes of ordering of initializers 2. we avoid mistakes in the first place. The .x = y stuff was added for a (good) reason, I think this is an improvement. Acked-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@382 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
* Original v2 revision: 3860stuge2009-01-131-4/+5
| | | | | | | | | | flashrom: Always print address when verification fails, not only with -V. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@381 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
View Lorry Controller Status