1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
|
{
This file is part of the Free Pascal run time library.
Copyright (c) 2005 by Thomas Schatzl
member of the Free Pascal development team
See the file COPYING.FPC, included in this distribution,
for details about the copyright.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
**********************************************************************}
const
RoundModeMask = %00000011;
NonIEEEModeMask = %00000100;
InvalidOperationMask = %10000000;
OverflowMask = %01000000;
UnderflowMask = %00100000;
ZeroDivideMask = %00010000;
InexactMask = %00001000;
AllExceptionsMask = %11111000;
ExceptionsPendingMask = %11111111111111100000011100000000;
ExceptionMask = InvalidOperationMask or OverflowMask or UnderflowMask or ZeroDivideMask or InexactMask;
AllConfigBits = ExceptionMask or NonIEEEModeMask or RoundModeMask;
function getFPSCR : DWord; assembler; nostackframe;
asm
mffs f0
stfd f0, -16(r1)
{$ifdef FPC_BIG_ENDIAN}
lwz r3, -12(r1)
{$else}
lwz r3, -16(r1)
{$endif}
end;
procedure setFPSCR(newFPSCR : DWord); assembler; nostackframe;
asm
{$ifdef FPC_BIG_ENDIAN}
stw r3, -12(r1)
{$else}
stw r3, -16(r1)
{$endif}
lfd f0, -16(r1)
mtfsf 255, f0
end;
{$ifdef aix}
const
FP_RND_RZ = 0;
FP_RND_RN = 1;
FP_RND_RP = 2;
FP_RND_RM = 3;
function fp_is_enabled(Mask: DWord): boolean;cdecl;external;
procedure fp_enable(Mask: DWord);cdecl;external;
function feclearexcept(Mask: DWord):DWord;cdecl;external;
procedure fp_disable(Mask: DWord);cdecl;external;
function fp_read_rnd: word;cdecl;external;
function fp_swap_rnd(RoundMode: word): word;cdecl;external;
{$else aix}
const
FP_RND_RZ = 1;
FP_RND_RN = 0;
FP_RND_RP = 2;
FP_RND_RM = 3;
{$endif aix}
function GetRoundMode: TFPURoundingMode;
begin
{$ifndef aix}
case (getFPSCR and RoundModeMask) of
{$else not aix}
case fp_read_rnd of
{$endif not aix}
FP_RND_RN : result := rmNearest;
FP_RND_RZ : result := rmTruncate;
FP_RND_RP : result := rmUp;
FP_RND_RM : result := rmDown;
end;
end;
function SetRoundMode(const RoundMode: TFPURoundingMode): TFPURoundingMode;
var
mode : DWord;
begin
softfloat_rounding_mode:=RoundMode;
case (RoundMode) of
rmNearest :
begin
mode := FP_RND_RN;
end;
rmTruncate :
begin
mode := FP_RND_RZ;
end;
rmUp :
begin
mode := FP_RND_RP;
end;
rmDown :
begin
mode := FP_RND_RM;
end;
end;
{$ifndef aix}
setFPSCR((getFPSCR and (not RoundModeMask)) or mode);
{$else not aix}
fp_swap_rnd(mode);
{$endif not aix}
result := RoundMode;
end;
function GetPrecisionMode: TFPUPrecisionMode;
begin
result := pmDouble;
end;
function SetPrecisionMode(const Precision: TFPUPrecisionMode): TFPUPrecisionMode;
begin
{ nothing to do, not supported }
result := pmDouble;
end;
function GetExceptionMask: TFPUExceptionMask;
begin
result := [];
{$ifndef aix}
if ((getFPSCR and InvalidOperationMask) = 0) then
result := result + [exInvalidOp];
if ((getFPSCR and OverflowMask) = 0) then
result := result + [exOverflow];
if ((getFPSCR and UnderflowMask) = 0) then
result := result + [exUnderflow];
if ((getFPSCR and ZeroDivideMask) = 0) then
result := result + [exZeroDivide];
if ((getFPSCR and InexactMask) = 0) then
result := result + [exPrecision];
{$else not aix}
if not fp_is_enabled(InvalidOperationMask) then
result := result + [exInvalidOp];
if not fp_is_enabled(OverflowMask) then
result := result + [exOverflow];
if not fp_is_enabled(UnderflowMask) then
result := result + [exUnderflow];
if not fp_is_enabled(ZeroDivideMask) then
result := result + [exZeroDivide];
if not fp_is_enabled(InexactMask) then
result := result + [exPrecision];
{$endif not aix}
end;
function SetExceptionMask(const Mask: TFPUExceptionMask): TFPUExceptionMask;
var
mode : DWord;
begin
mode := 0;
softfloat_exception_mask := mask;
if (exInvalidOp in Mask) then
begin
mode := mode or InvalidOperationMask;
end;
if (exOverflow in Mask) then
begin
mode := mode or OverflowMask;
end;
if (exUnderflow in Mask) then
begin
mode := mode or UnderflowMask;
end;
if (exZeroDivide in Mask) then
begin
mode := mode or ZeroDivideMask;
end;
if (exPrecision in Mask) then
begin
mode := mode or InexactMask;
end;
setFPSCR((getFPSCR or ExceptionMask) and not mode and not ExceptionsPendingMask);
softfloat_exception_flags := [];;
{ also clear out pending exceptions on AIX }
{$ifdef aix}
{ clear pending exceptions }
feclearexcept(AllExceptionsMask);
{ enable the exceptions that are not disabled }
fp_enable(mode xor AllExceptionsMask);
{ and disable the rest }
fp_disable(mode);
{$endif}
result := Mask - [exDenormalized];
end;
procedure ClearExceptions(RaisePending: Boolean = true);
begin
{$ifdef aix}
{ clear pending exceptions }
feclearexcept(AllExceptionsMask);
{$endif}
softfloat_exception_flags := [];
{ RaisePending has no effect on PPC, always raises them at the correct location }
setFPSCR(getFPSCR and (not ExceptionsPendingMask));
end;
|
