1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
|
{
Copyright (c) 1999-2009 by Florian Klaempfl and David Zhang
This unit implements an asmoutput class for MIPS assembly syntax
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
****************************************************************************
}
unit cpugas;
{$i fpcdefs.inc}
interface
uses
cpubase, aasmbase, globtype, systems,
aasmtai, aasmcpu, assemble, aggas;
type
TMIPSGNUAssembler = class(TGNUassembler)
nomacro, noreorder, noat : boolean;
constructor CreateWithWriter(info: pasminfo; wr: TExternalAssemblerOutputFile; freewriter, smart: boolean); override;
{# Constructs the command line for calling the assembler }
function MakeCmdLine: TCmdStr; override;
procedure WriteExtraHeader; override;
end;
TMIPSInstrWriter = class(TCPUInstrWriter)
procedure WriteInstruction(hp : tai);override;
end;
const
use_std_regnames : boolean =
{$ifndef USE_MIPS_GAS_REGS}
true;
{$else}
false;
{$endif}
implementation
uses
cutils, cpuinfo,
globals, verbose, itcpugas, cgbase, cgutils;
function asm_regname(reg : TRegister) : string;
begin
if use_std_regnames then
asm_regname:='$'+std_regname(reg)
else
asm_regname:=gas_regname(reg);
end;
{****************************************************************************}
{ GNU MIPS Assembler writer }
{****************************************************************************}
constructor TMIPSGNUAssembler.CreateWithWriter(info: pasminfo; wr: TExternalAssemblerOutputFile; freewriter, smart: boolean);
begin
inherited;
InstrWriter:=TMIPSInstrWriter.create(self);
nomacro:=false;
noreorder:=false;
noat:=false;
end;
function TMIPSGNUAssembler.MakeCmdLine: TCmdStr;
begin
result := Inherited MakeCmdLine;
{ ABI selection }
Replace(result,'$ABI','-mabi='+abitypestr[mips_abi]);
{ ARCH selection }
Replace(result,'$ARCH','-march='+lower(cputypestr[current_settings.cputype]));
// Replace(result,'$ARCH','-march=pic32mx -mtune=pic32mx');
end;
procedure TMIPSGNUAssembler.WriteExtraHeader;
begin
if not (cs_asm_pre_binutils_2_25 in current_settings.globalswitches) then
writer.AsmWriteln(#9'.module nomips16');
end;
{****************************************************************************}
{ Helper routines for Instruction Writer }
{****************************************************************************}
function GetReferenceString(var ref: TReference): string;
var
reg: TRegister;
regstr: string;
begin
result:='';
if assigned(ref.symbol) then
result:=ref.symbol.name;
if (ref.offset<0) then
result:=result+tostr(ref.offset)
else if (ref.offset>0) then
begin
if assigned(ref.symbol) then
result:=result+'+';
result:=result+tostr(ref.offset);
end
{ asmreader appears to treat literal numbers as references }
else if (ref.symbol=nil) and (ref.base=NR_NO) and (ref.index=NR_NO) then
result:='0';
{ either base or index may be present, but not both }
reg:=ref.base;
if (reg=NR_NO) then
reg:=ref.index
else if (ref.index<>NR_NO) then
InternalError(2013013001);
if (reg=NR_NO) then
regstr:=''
else
regstr:='('+asm_regname(reg)+')';
case ref.refaddr of
addr_no,
addr_full:
if assigned(ref.symbol) and (reg<>NR_NO) then
InternalError(2013013002)
else
begin
result:=result+regstr;
exit;
end;
addr_pic:
result:='%got('+result;
addr_high:
result:='%hi('+result;
addr_low:
result:='%lo('+result;
addr_pic_call16:
result:='%call16('+result;
addr_low_pic:
result:='%got_lo('+result;
addr_high_pic:
result:='%got_hi('+result;
addr_low_call:
result:='%call_lo('+result;
addr_high_call:
result:='%call_hi('+result;
else
InternalError(2013013003);
end;
result:=result+')'+regstr;
end;
function getopstr(const Oper: TOper): string;
begin
with Oper do
case typ of
top_reg:
getopstr := asm_regname(reg);
top_const:
getopstr := tostr(longint(val));
top_ref:
getopstr := getreferencestring(ref^);
else
internalerror(10001);
end;
end;
procedure TMIPSInstrWriter.WriteInstruction(hp: Tai);
var
Op: TAsmOp;
s: string;
i: integer;
begin
if hp.typ <> ait_instruction then
exit;
op := taicpu(hp).opcode;
case op of
A_P_SET_NOMIPS16:
begin
owner.writer.AsmWriteLn(#9'.set'#9'nomips16');
end;
A_P_MASK,
A_P_FMASK:
begin
s := #9 + gas_op2str[op] + #9'0x' + hexstr(taicpu(hp).oper[0]^.val,8)+ ',' + getopstr(taicpu(hp).oper[1]^) ;
owner.writer.AsmWriteLn(s);
end;
A_P_SET_MACRO:
begin
owner.writer.AsmWriteLn(#9'.set'#9'macro');
TMIPSGNUAssembler(owner).nomacro:=false;
end;
A_P_SET_REORDER:
begin
owner.writer.AsmWriteLn(#9'.set'#9'reorder');
TMIPSGNUAssembler(owner).noreorder:=false;
end;
A_P_SET_NOMACRO:
begin
owner.writer.AsmWriteLn(#9'.set'#9'nomacro');
TMIPSGNUAssembler(owner).nomacro:=true;
end;
A_P_SET_NOREORDER:
begin
owner.writer.AsmWriteLn(#9'.set'#9'noreorder');
TMIPSGNUAssembler(owner).noreorder:=true;
end;
A_P_SET_NOAT:
begin
owner.writer.AsmWriteln(#9'.set'#9'noat');
TMIPSGNUAssembler(owner).noat:=true;
end;
A_P_SET_AT:
begin
owner.writer.AsmWriteln(#9'.set'#9'at');
TMIPSGNUAssembler(owner).noat:=false;
end;
else
begin
if taicpu(hp).is_macro and TMIPSGNUAssembler(owner).nomacro then
owner.writer.AsmWriteln(#9'.set'#9'macro');
s := #9 + gas_op2str[op] + cond2str[taicpu(hp).condition];
if taicpu(hp).ops > 0 then
begin
s := s + #9 + getopstr(taicpu(hp).oper[0]^);
for i := 1 to taicpu(hp).ops - 1 do
s := s + ',' + getopstr(taicpu(hp).oper[i]^);
end;
owner.writer.AsmWriteLn(s);
if taicpu(hp).is_macro and TMIPSGNUAssembler(owner).nomacro then
owner.writer.AsmWriteln(#9'.set'#9'nomacro');
end;
end;
end;
const
{$ifdef MIPSEL}
as_MIPSEL_as_info: tasminfo =
(
id: as_gas;
idtxt: 'AS';
asmbin: 'as';
asmcmd: '$ABI $ARCH $NOWARN -EL $PIC -o $OBJ $EXTRAOPT $ASM';
supported_targets: [system_mipsel_linux,system_mipsel_android,system_mipsel_embedded];
flags: [ af_needar, af_smartlink_sections];
labelprefix: '.L';
labelmaxlen : -1;
comment: '# ';
dollarsign: '$';
);
{$else MIPSEL}
as_MIPSEB_as_info: tasminfo =
(
id: as_gas;
idtxt: 'AS';
asmbin: 'as';
asmcmd: '$ABI $ARCH $NOWARN -EB $PIC -o $OBJ $EXTRAOPT $ASM';
supported_targets: [system_mipseb_linux];
flags: [ af_needar, af_smartlink_sections];
labelprefix: '.L';
labelmaxlen : -1;
comment: '# ';
dollarsign: '$';
);
{$endif MIPSEL}
begin
{$ifdef MIPSEL}
RegisterAssembler(as_MIPSEL_as_info, TMIPSGNUAssembler);
{$else MIPSEL}
RegisterAssembler(as_MIPSEB_as_info, TMIPSGNUAssembler);
{$endif MIPSEL}
end.
|
