summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authoramylaar <amylaar@138bc75d-0d04-0410-961f-82ee72b054a4>2010-12-10 03:58:30 +0000
committeramylaar <amylaar@138bc75d-0d04-0410-961f-82ee72b054a4>2010-12-10 03:58:30 +0000
commit00036f1ca9446ae54dfa22951951409197260831 (patch)
tree7ab0c1e261e13feec9231953600512581cf2d5be
parentee86681911c185ea36ceb11216f96bd249045d43 (diff)
downloadgcc-00036f1ca9446ae54dfa22951951409197260831.tar.gz
PR target/46881
* doc/tm.texi: Regenerate. * target.def: Fix "preferred" spelling. Refer to rclass by its exact name. * config/arm/arm.c (arm_preferred_rename_class): Rename parameter class to rclass. git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@167678 138bc75d-0d04-0410-961f-82ee72b054a4
-rw-r--r--gcc/ChangeLog9
-rw-r--r--gcc/config/arm/arm.c6
-rw-r--r--gcc/doc/tm.texi2
-rw-r--r--gcc/target.def4
4 files changed, 15 insertions, 6 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 988dd2e7660..7027df57658 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,12 @@
+2010-12-10 Joern Rennecke <amylaar@spamcop.net>
+
+ PR target/46881
+ * doc/tm.texi: Regenerate.
+ * target.def: Fix "preferred" spelling. Refer to rclass by its
+ exact name.
+ * config/arm/arm.c (arm_preferred_rename_class): Rename parameter class
+ to rclass.
+
2010-12-09 Paul Koning <ni1d@arrl.net>
* config/pdp11/pdp11-protos.h (output_move_double,
diff --git a/gcc/config/arm/arm.c b/gcc/config/arm/arm.c
index ac253655dbe..cd478317430 100644
--- a/gcc/config/arm/arm.c
+++ b/gcc/config/arm/arm.c
@@ -248,7 +248,7 @@ static bool arm_builtin_support_vector_misalignment (enum machine_mode mode,
int misalignment,
bool is_packed);
static void arm_conditional_register_usage (void);
-static reg_class_t arm_preferred_rename_class (reg_class_t class);
+static reg_class_t arm_preferred_rename_class (reg_class_t rclass);
/* Table of machine attributes. */
@@ -23473,12 +23473,12 @@ arm_conditional_register_usage (void)
}
static reg_class_t
-arm_preferred_rename_class (reg_class_t class)
+arm_preferred_rename_class (reg_class_t rclass)
{
/* Thumb-2 instructions using LO_REGS may be smaller than instructions
using GENERIC_REGS. During register rename pass, we prefer LO_REGS,
and code size can be reduced. */
- if (TARGET_THUMB2 && class == GENERAL_REGS)
+ if (TARGET_THUMB2 && rclass == GENERAL_REGS)
return LO_REGS;
else
return NO_REGS;
diff --git a/gcc/doc/tm.texi b/gcc/doc/tm.texi
index 8870d76e7be..7ebe039e4ff 100644
--- a/gcc/doc/tm.texi
+++ b/gcc/doc/tm.texi
@@ -2505,7 +2505,7 @@ only if neither labeling works.
@end defmac
@deftypefn {Target Hook} reg_class_t TARGET_PREFERRED_RENAME_CLASS (reg_class_t @var{rclass})
-A target hook that places additional preference on the register class to use when it is necessary to rename a register in class @var{class} to another class, or perhaps @var{NO_REGS}, if no prefered register class is found or hook @code{preferred_rename_class} is not implemented. Sometimes returning a more restrictive class makes better code. For example, on ARM, thumb-2 instructions using @code{LO_REGS} may be smaller than instructions using @code{GENERIC_REGS}. By returning @code{LO_REGS} from @code{preferred_rename_class}, code size can be reduced.
+A target hook that places additional preference on the register class to use when it is necessary to rename a register in class @var{rclass} to another class, or perhaps @var{NO_REGS}, if no preferred register class is found or hook @code{preferred_rename_class} is not implemented. Sometimes returning a more restrictive class makes better code. For example, on ARM, thumb-2 instructions using @code{LO_REGS} may be smaller than instructions using @code{GENERIC_REGS}. By returning @code{LO_REGS} from @code{preferred_rename_class}, code size can be reduced.
@end deftypefn
@deftypefn {Target Hook} reg_class_t TARGET_PREFERRED_RELOAD_CLASS (rtx @var{x}, reg_class_t @var{rclass})
diff --git a/gcc/target.def b/gcc/target.def
index 7e4fe123a02..8162d763f12 100644
--- a/gcc/target.def
+++ b/gcc/target.def
@@ -2228,8 +2228,8 @@ DEFHOOK
(preferred_rename_class,
"A target hook that places additional preference on the register\
class to use when it is necessary to rename a register in class\
- @var{class} to another class, or perhaps @var{NO_REGS}, if no\
- prefered register class is found or hook @code{preferred_rename_class}\
+ @var{rclass} to another class, or perhaps @var{NO_REGS}, if no\
+ preferred register class is found or hook @code{preferred_rename_class}\
is not implemented.\
Sometimes returning a more restrictive class makes better code. For\
example, on ARM, thumb-2 instructions using @code{LO_REGS} may be\