summaryrefslogtreecommitdiff
path: root/gcc/config/ia64/vect.md
diff options
context:
space:
mode:
authorwilson <wilson@138bc75d-0d04-0410-961f-82ee72b054a4>2005-10-08 00:39:09 +0000
committerwilson <wilson@138bc75d-0d04-0410-961f-82ee72b054a4>2005-10-08 00:39:09 +0000
commit46894cb34838ae83fa820967b980e47e0d6f979b (patch)
tree080c383566f254b0a6a5d13455a71d59d47eb972 /gcc/config/ia64/vect.md
parentc2876841862f411e6d7757ec92fd395d8f3449aa (diff)
downloadgcc-46894cb34838ae83fa820967b980e47e0d6f979b.tar.gz
Fix gcc.dg/vect/vect-shift-1.c failure.
* config/ia64/vect.md (ashl<mode>3, ashr<mode>3, lshr<mode>3): Use DImode not VECINT24 for operand 2. git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@105113 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/config/ia64/vect.md')
-rw-r--r--gcc/config/ia64/vect.md6
1 files changed, 3 insertions, 3 deletions
diff --git a/gcc/config/ia64/vect.md b/gcc/config/ia64/vect.md
index 3d4669bc8bc..94380bfcc49 100644
--- a/gcc/config/ia64/vect.md
+++ b/gcc/config/ia64/vect.md
@@ -318,7 +318,7 @@
[(set (match_operand:VECINT24 0 "gr_register_operand" "=r")
(ashift:VECINT24
(match_operand:VECINT24 1 "gr_register_operand" "r")
- (match_operand:VECINT24 2 "gr_reg_or_5bit_operand" "rn")))]
+ (match_operand:DI 2 "gr_reg_or_5bit_operand" "rn")))]
""
"pshl<vecsize> %0 = %1, %2"
[(set_attr "itanium_class" "mmshf")])
@@ -327,7 +327,7 @@
[(set (match_operand:VECINT24 0 "gr_register_operand" "=r")
(ashiftrt:VECINT24
(match_operand:VECINT24 1 "gr_register_operand" "r")
- (match_operand:VECINT24 2 "gr_reg_or_5bit_operand" "rn")))]
+ (match_operand:DI 2 "gr_reg_or_5bit_operand" "rn")))]
""
"pshr<vecsize> %0 = %1, %2"
[(set_attr "itanium_class" "mmshf")])
@@ -336,7 +336,7 @@
[(set (match_operand:VECINT24 0 "gr_register_operand" "=r")
(lshiftrt:VECINT24
(match_operand:VECINT24 1 "gr_register_operand" "r")
- (match_operand:VECINT24 2 "gr_reg_or_5bit_operand" "rn")))]
+ (match_operand:DI 2 "gr_reg_or_5bit_operand" "rn")))]
""
"pshr<vecsize>.u %0 = %1, %2"
[(set_attr "itanium_class" "mmshf")])