diff options
author | kazu <kazu@138bc75d-0d04-0410-961f-82ee72b054a4> | 2006-03-04 23:05:24 +0000 |
---|---|---|
committer | kazu <kazu@138bc75d-0d04-0410-961f-82ee72b054a4> | 2006-03-04 23:05:24 +0000 |
commit | 334ec2d868e3e9826b43a221aed0ce9316dce19d (patch) | |
tree | 4350c209f16fe5635562cd7e6a9850c631419372 /gcc/config/m68k | |
parent | 3b94331f5f97e6c371e4f1506691a849440836d8 (diff) | |
download | gcc-334ec2d868e3e9826b43a221aed0ce9316dce19d.tar.gz |
* builtins.c, c-pragma.h, c-typeck.c, cgraph.c, cgraphunit.c,
combine.c, common.opt, config/dfp-bit.c, config/i386/i386.c,
config/m68k/m68k.c, config/m68k/m68k.md, config/mt/mt.c,
config/mt/mt.h, config/s390/s390.md, df-core.c, df-problems.c,
df-scan.c, df.h, diagnostic.c, expr.c, function.h, gimplify.c,
loop-invariant.c, omp-low.c, opts.c, passes.c,
rtl-factoring.c, rtlanal.c, struct-equiv.c, tree-cfgcleanup.c,
tree-ssa-loop-niter.c, tree-ssa-loop-prefetch.c,
tree-ssa-structalias.c, tree-ssa-threadedge.c,
tree-ssa-threadupdate.c, tree-vect-patterns.c,
tree-vect-transform.c, tree-vectorizer.h, tree-vrp.c,
unwind-dw2.c: Fix comment typos. Follow spelling conventions.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@111721 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/config/m68k')
-rw-r--r-- | gcc/config/m68k/m68k.c | 4 | ||||
-rw-r--r-- | gcc/config/m68k/m68k.md | 2 |
2 files changed, 3 insertions, 3 deletions
diff --git a/gcc/config/m68k/m68k.c b/gcc/config/m68k/m68k.c index 1e753dfcd66..7b3a8ed43b7 100644 --- a/gcc/config/m68k/m68k.c +++ b/gcc/config/m68k/m68k.c @@ -2342,7 +2342,7 @@ fp_reg_operand (rtx op, enum machine_mode mode ATTRIBUTE_UNUSED) normally. Note SCRATCH_REG may not be in the proper mode depending on how it - will be used. This routine is resposible for creating a new copy + will be used. This routine is responsible for creating a new copy of SCRATCH_REG in the proper mode. */ int @@ -3647,7 +3647,7 @@ m68k_regno_mode_ok (int regno, enum machine_mode mode) /* Return floating point values in a 68881 register. This makes 68881 code a little bit faster. It also makes -msoft-float code incompatible with hard-float code, so people have to be careful not to mix the two. - For ColdFire it was decided the ABI incopmatibility is undesirable. + For ColdFire it was decided the ABI incompatibility is undesirable. If there is need for a hard-float ABI it is probably worth doing it properly and also passing function arguments in FP registers. */ rtx diff --git a/gcc/config/m68k/m68k.md b/gcc/config/m68k/m68k.md index 4c24756770c..6bbeff293c1 100644 --- a/gcc/config/m68k/m68k.md +++ b/gcc/config/m68k/m68k.md @@ -138,7 +138,7 @@ (define_mode_attr round [(SF "%$") (DF "%&") (XF "")]) ;; Mnemonic infix to round result for mul or div instruction (define_mode_attr round_mul [(SF "sgl") (DF "%&") (XF "")]) -;; Suffix specifiying source operand format +;; Suffix specifying source operand format (define_mode_attr prec [(SF "s") (DF "d") (XF "x")]) ;; Allowable D registers (define_mode_attr dreg [(SF "d") (DF "") (XF "")]) |