diff options
author | ebotcazou <ebotcazou@138bc75d-0d04-0410-961f-82ee72b054a4> | 2004-11-14 23:38:04 +0000 |
---|---|---|
committer | ebotcazou <ebotcazou@138bc75d-0d04-0410-961f-82ee72b054a4> | 2004-11-14 23:38:04 +0000 |
commit | bc21d2ed833989dd0140bbea82dedfa2d412f6d5 (patch) | |
tree | f4d584da2a3acf01c58749da778f9145c75f2871 /gcc/doc/rtl.texi | |
parent | f7406879ec3584b5c096cc9a32485d38a7dd95ff (diff) | |
download | gcc-bc21d2ed833989dd0140bbea82dedfa2d412f6d5.tar.gz |
* doc/rtl.texi (SUBREG): Adjust BYTENUM value in example.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@90639 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/doc/rtl.texi')
-rw-r--r-- | gcc/doc/rtl.texi | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/gcc/doc/rtl.texi b/gcc/doc/rtl.texi index 869570b11c2..0672d03a6c4 100644 --- a/gcc/doc/rtl.texi +++ b/gcc/doc/rtl.texi @@ -1602,7 +1602,7 @@ It is also not valid to access a single word of a multi-word value in a hard register when less registers can hold the value than would be expected from its size. For example, some 32-bit machines have floating-point registers that can hold an entire @code{DFmode} value. -If register 10 were such a register @code{(subreg:SI (reg:DF 10) 1)} +If register 10 were such a register @code{(subreg:SI (reg:DF 10) 4)} would be invalid because there is no way to convert that reference to a single machine register. The reload pass prevents @code{subreg} expressions such as these from being formed. |