diff options
author | ktkachov <ktkachov@138bc75d-0d04-0410-961f-82ee72b054a4> | 2014-06-10 09:52:15 +0000 |
---|---|---|
committer | ktkachov <ktkachov@138bc75d-0d04-0410-961f-82ee72b054a4> | 2014-06-10 09:52:15 +0000 |
commit | b28747ebb4b3ca9b951212b0649ff2913ffba174 (patch) | |
tree | 5467efef3866c03195af78becf5ad2d89c34b461 /gcc/doc | |
parent | 44bfa91f6a9ea8fe59f94b6ca95baefcf1e482f8 (diff) | |
download | gcc-b28747ebb4b3ca9b951212b0649ff2913ffba174.tar.gz |
[ARM][doc] Improve description of AArch32 CRC32 intrinsics.
* doc/arm-acle-intrinsics.texi: Specify when CRC32 intrinsics are
available.
Simplify description of __crc32d and __crc32cd intrinsics.
* doc/extend.texi (ARM ACLE Intrinsics): Remove comment about CRC32
availability.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/branches/gcc-4_9-branch@211403 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/doc')
-rw-r--r-- | gcc/doc/arm-acle-intrinsics.texi | 10 | ||||
-rw-r--r-- | gcc/doc/extend.texi | 3 |
2 files changed, 6 insertions, 7 deletions
diff --git a/gcc/doc/arm-acle-intrinsics.texi b/gcc/doc/arm-acle-intrinsics.texi index e68f4cd2017..8c5523ed57e 100644 --- a/gcc/doc/arm-acle-intrinsics.texi +++ b/gcc/doc/arm-acle-intrinsics.texi @@ -4,6 +4,10 @@ @subsubsection CRC32 intrinsics +These intrinsics are available when the CRC32 architecture extension is +specified, e.g. when the @option{-march=armv8-a+crc} switch is used, or when +the target processor specified with @option{-mcpu} supports it. + @itemize @bullet @item uint32_t __crc32b (uint32_t, uint8_t) @*@emph{Form of expected instruction(s):} @code{crc32b @var{r0}, @var{r0}, @var{r0}} @@ -25,8 +29,7 @@ @itemize @bullet @item uint32_t __crc32d (uint32_t, uint64_t) @*@emph{Form of expected instruction(s):} Two @code{crc32w @var{r0}, @var{r0}, @var{r0}} -instructions for AArch32. One @code{crc32w @var{w0}, @var{w0}, @var{x0}} instruction for -AArch64. +instructions. @end itemize @itemize @bullet @@ -50,6 +53,5 @@ AArch64. @itemize @bullet @item uint32_t __crc32cd (uint32_t, uint64_t) @*@emph{Form of expected instruction(s):} Two @code{crc32cw @var{r0}, @var{r0}, @var{r0}} -instructions for AArch32. One @code{crc32cw @var{w0}, @var{w0}, @var{x0}} instruction for -AArch64. +instructions. @end itemize diff --git a/gcc/doc/extend.texi b/gcc/doc/extend.texi index 23c7b4986bc..0de19decd6d 100644 --- a/gcc/doc/extend.texi +++ b/gcc/doc/extend.texi @@ -9915,9 +9915,6 @@ when the @option{-mfpu=neon} switch is used: @node ARM ACLE Intrinsics @subsection ARM ACLE Intrinsics -These built-in intrinsics for the ARMv8-A CRC32 extension are available when -the @option{-march=armv8-a+crc} switch is used: - @include arm-acle-intrinsics.texi @node AVR Built-in Functions |