summaryrefslogtreecommitdiff
path: root/gcc/config/rs6000/vector.md
Commit message (Expand)AuthorAgeFilesLines
* Backport PRs 61729, 73650, 77850, 80382, 80618, 80692, 80902, 80966Segher Boessenkool2017-06-271-4/+3
* vector.md (vec_shr_<mode>): Fix to do a shift instead of a rotate.Pat Haugen2015-08-271-5/+18
* Update copyright years.Jakub Jelinek2015-01-051-1/+1
* predicates.md (easy_fp_constant): Delete redunant tests for 0.0.Michael Meissner2014-11-141-47/+0
* [RS6000] Remove vec_shl and (hopefully) fix vec_shrAlan Lawrence2014-11-141-44/+4
* htm.md (tabort, [...]): Use xor instead of minus.Segher Boessenkool2014-09-111-2/+6
* constraints.md ("S"): Require TARGET_POWERPC64.Segher Boessenkool2014-08-181-19/+3
* vector.md (VEC_L): Add V1TI mode to vector types.Michael Meissner2014-03-131-5/+6
* vector.md (*vector_ordered<mode>): Change split to use canonical form for nor...Bill Schmidt2014-02-251-2/+2
* Update copyright years in gcc/Richard Sandiford2014-01-021-1/+1
* vector.md (vec_pack_trunc_v2df): Revert previous little endian change.Bill Schmidt2013-11-221-18/+3
* vector.md ("mov<mode>"): Do not call rs6000_emit_le_vsx_move to move into or ...Ulrich Weigand2013-11-191-0/+1
* altivec.md (UNSPEC_VPERM_X, [...]): Remove.Bill Schmidt2013-11-151-2/+2
* vector.md (vec_pack_sfix_trunc_v2df): Adjust for little endian.Bill Schmidt2013-11-051-2/+12
* vector.md (vec_pack_trunc_v2df): Adjust for little endian.Bill Schmidt2013-11-041-1/+6
* vector.md (vec_unpacks_hi_v4sf): Correct for endianness.Bill Schmidt2013-10-161-6/+6
* vector.md (vec_realign_load<mode>): Generate vperm directly to circumvent sub...Bill Schmidt2013-10-111-2/+9
* vector.md (mov<mode>): Emit permuted move sequences for LE VSX loads and stor...Bill Schmidt2013-10-071-1/+11
* vector.md (vec_realign_load_<mode>): Reorder input operands to vperm for litt...Bill Schmidt2013-07-241-2/+6
* vector.md (xor<mode>3): Move 128-bit boolean expanders to rs6000.md.Michael Meissner2013-07-231-81/+0
* vector.md (GPR move splitter): Do not split moves of vectors in GPRS if they ...Michael Meissner2013-06-101-1/+3
* extend.texi (PowerPC AltiVec/VSX Built-in Functions): Document new power8 bui...Michael Meissner2013-06-061-5/+47
* vector.md (VEC_I): Add support for new power8 V2DI instructions.Michael Meissner2013-05-291-7/+7
* predicates.md (indexed_address, [...]): New predicates.Michael Meissner2013-03-201-12/+22
* Update copyright years in gcc/Richard Sandiford2013-01-101-2/+1
* Update Copyright years for files modified in 2011 and/or 2012.Jakub Jelinek2013-01-041-1/+1
* LANGUAGES: Fix typos.Joseph Myers2012-05-291-1/+1
* re PR target/50310 (ICE: in gen_vcondv2div2df, at config/i386/sse.md:1435 wit...Michael Meissner2012-03-061-0/+88
* rs6000: Implement vec_perm_const for all vector ISAsRichard Henderson2011-12-101-65/+9
* Enable target specific builtins and macros when using the target attribute or...Michael Meissner2011-11-291-1/+1
* vector.md (vcondv4sfv4si, [...]): New patterns.Jakub Jelinek2011-11-091-0/+57
* re PR tree-optimization/27460 (Does not vectorize statements with mixed type ...Richard Guenther2011-09-021-3/+3
* re PR target/49621 (ICE in trunc_int_for_mode, at explow.c:57)Jakub Jelinek2011-07-081-4/+4
* PR target/48258, improve vector reduction on power7Michael Meissner2011-04-261-1/+48
* Fix 48262Andrew Pinski2011-04-011-2/+2
* Make UNSPEC/UNSPECV constants use the enum; Fix 48192; Add test case for 48053Michael Meissner2011-03-211-2/+1
* Fix PR target/47272Michael Meissner2011-02-031-1/+38
* rs6000: -mfused-madd cleanupRichard Henderson2010-11-161-4/+2
* Add power6 copysign/parity supportMichael Meissner2010-07-281-7/+2
* PR target/44218, improve -mrecip on powerpcMichael Meissner2010-06-031-0/+14
* Make-lang.in, [...]: Update copyright years.Steven Bosscher2010-04-021-1/+1
* Fix PR target/43154Michael Meissner2010-02-251-19/+22
* vector.md (absv2sf2, [...]): New expanders.Nathan Froyd2009-12-091-0/+94
* Add patch 5/6 for full power7/VSX supportMichael Meissner2009-07-301-71/+317
* Commit patch #3 of 4 for Power7 VSX supportMichael Meissner2009-07-231-0/+700